xref
: /
external
/
llvm-project
/
clang-tools-extra
/
test
/
clang-tidy
/
checkers
/
Inputs
/
altera-kernel-name-restriction
/
Verilog.cl
Home
History
Annotate
Line#
Scopes#
Navigate#
Raw
Download
current directory
1
const int VERILOGINT = 2;
2