1; RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=tahiti -o - -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefixes=GCN,LOOP %s 2; RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=hawaii -o - -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefixes=GCN,LOOP %s 3; RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=fiji -o - -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefixes=GCN,LOOP %s 4; RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=gfx900 -o - -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefixes=GCN,NOLOOP %s 5; RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=gfx1010 -o - -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefixes=GCN,NOLOOP,GFX10 %s 6 7; GCN-LABEL: {{^}}gws_sema_br_offset0: 8; NOLOOP-DAG: s_load_dword [[BAR_NUM:s[0-9]+]] 9; NOLOOP-DAG: s_mov_b32 m0, 0{{$}} 10; NOLOOP: v_mov_b32_e32 v0, [[BAR_NUM]] 11; NOLOOP: ds_gws_sema_br v0 gds{{$}} 12 13; LOOP: s_mov_b32 m0, 0{{$}} 14; LOOP: [[LOOP:BB[0-9]+_[0-9]+]]: 15; LOOP-NEXT: s_setreg_imm32_b32 hwreg(HW_REG_TRAPSTS, 8, 1), 0 16; LOOP-NEXT: ds_gws_sema_br v0 gds 17; LOOP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) 18; LOOP-NEXT: s_getreg_b32 [[GETREG:s[0-9]+]], hwreg(HW_REG_TRAPSTS, 8, 1) 19; LOOP-NEXT: s_cmp_lg_u32 [[GETREG]], 0 20; LOOP-NEXT: s_cbranch_scc1 [[LOOP]] 21define amdgpu_kernel void @gws_sema_br_offset0(i32 %val) #0 { 22 call void @llvm.amdgcn.ds.gws.sema.br(i32 %val, i32 0) 23 ret void 24} 25 26declare void @llvm.amdgcn.ds.gws.sema.br(i32, i32) #0 27 28attributes #0 = { convergent inaccessiblememonly nounwind } 29