• Home
  • History
  • Annotate
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1; RUN: llc < %s -asm-verbose=false -fast-isel=false -disable-wasm-fallthrough-return-opt | FileCheck %s
2
3target datalayout = "e-m:e-p:32:32-i64:64-n32:64-S128"
4target triple = "wasm32-unknown-unknown"
5
6; This should be treated as a non-splat vector of pow2 divisor, so sdivs will be
7; transformed to shrs in DAGCombiner. There will be 4 stores and 3 shrs (For '1'
8; entry we don't need a shr).
9
10; CHECK-LABEL: vector_sdiv:
11; CHECK-DAG:  i32.store
12; CHECK-DAG:  i32.shr_u
13; CHECK-DAG:  i32.store
14; CHECK-DAG:  i32.shr_u
15; CHECK-DAG:  i32.store
16; CHECK-DAG:  i32.shr_u
17; CHECK-DAG:  i32.store
18define void @vector_sdiv(<4 x i32>* %x, <4 x i32>* readonly %y) {
19entry:
20  %0 = load <4 x i32>, <4 x i32>* %y, align 16
21  %div = sdiv <4 x i32> %0, <i32 1, i32 4, i32 2, i32 8>
22  store <4 x i32> %div, <4 x i32>* %x, align 16
23  ret void
24}
25