/external/llvm/lib/CodeGen/ |
D | AtomicExpandPass.cpp | 94 bool IsStore, IsLoad; in runOnFunction() local 152 bool IsStore, bool IsLoad) { in bracketInstWithFences()
|
D | InlineSpiller.cpp | 1018 bool IsLoad = InstrReg; in coalesceStackAccess() local
|
/external/v8/src/arm64/ |
D | instructions-arm64.cc | 18 bool Instruction::IsLoad() const { in IsLoad() function in v8::internal::Instruction
|
/external/clang/lib/StaticAnalyzer/Checkers/ |
D | CheckerDocumentation.cpp | 128 void checkLocation(SVal Loc, bool IsLoad, const Stmt *S, in checkLocation()
|
/external/llvm/lib/Target/R600/ |
D | SIRegisterInfo.cpp | 151 bool IsLoad = TII->get(LoadStoreOp).mayLoad(); in buildScratchLoadStore() local
|
/external/vixl/src/vixl/a64/ |
D | instructions-a64.cc | 74 bool Instruction::IsLoad() const { in IsLoad() function in vixl::Instruction
|
/external/llvm/lib/Target/AArch64/Disassembler/ |
D | AArch64Disassembler.cpp | 1062 bool IsLoad = fieldFromInstruction(insn, 22, 1); in DecodeSignedLdStInstruction() local 1163 bool IsLoad = fieldFromInstruction(insn, 22, 1); in DecodePairLdStInstruction() local
|
/external/llvm/lib/Target/X86/Utils/ |
D | X86ShuffleDecode.cpp | 426 void DecodeScalarMoveMask(MVT VT, bool IsLoad, SmallVectorImpl<int> &Mask) { in DecodeScalarMoveMask()
|
/external/clang/include/clang/StaticAnalyzer/Core/ |
D | Checker.h | 514 bool IsLoad; member
|
/external/llvm/lib/Target/ARM/ |
D | ARMExpandPseudoInsts.cpp | 107 bool IsLoad; member
|
D | ARMLoadStoreOptimizer.cpp | 392 bool IsLoad = in UpdateBaseRegUses() local
|
D | ARMISelDAGToDAG.cpp | 2052 SDNode *ARMDAGToDAGISel::SelectVLDSTLane(SDNode *N, bool IsLoad, in SelectVLDSTLane()
|
/external/v8/src/compiler/ |
D | graph-unittest.cc | 718 Matcher<Node*> IsLoad(const Matcher<LoadRepresentation>& rep_matcher, in IsLoad() function
|
/external/clang/lib/CodeGen/ |
D | CGAtomic.cpp | 924 bool IsLoad = E->getOp() == AtomicExpr::AO__c11_atomic_load || in EmitAtomicExpr() local
|
/external/clang/lib/StaticAnalyzer/Core/ |
D | CheckerManager.cpp | 266 bool IsLoad; member
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonExpandCondsets.cpp | 844 bool IsLoad = TheI->mayLoad(), IsStore = TheI->mayStore(); in canMoveMemTo() local
|
/external/llvm/include/llvm/Target/ |
D | TargetLowering.h | 1056 bool IsStore, bool IsLoad) const { in emitLeadingFence() 1067 bool IsStore, bool IsLoad) const { in emitTrailingFence()
|
/external/v8/src/ |
D | hydrogen.h | 2474 bool IsLoad() const { return access_type_ == LOAD; } in IsLoad() function
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | DAGCombiner.cpp | 13292 bool IsLoad = isa<LoadSDNode>(N) && !cast<LSBaseSDNode>(N)->isVolatile(); in GatherAllAliases() local
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 4999 bool IsLoad = ISD::isNormalLoad(Ld.getNode()); in LowerVectorBroadcast() local
|