Home
last modified time | relevance | path

Searched defs:Op0 (Results 1 – 25 of 68) sorted by relevance

123

/external/llvm/lib/Target/Hexagon/
DHexagonExpandPredSpillCode.cpp100 MachineOperand &Op0 = MI->getOperand(0); in runOnMachineFunction() local
143 MachineOperand &Op0 = MI->getOperand(0); in runOnMachineFunction() local
185 MachineOperand &Op0 = MI->getOperand(0); in runOnMachineFunction() local
222 MachineOperand &Op0 = MI->getOperand(0); in runOnMachineFunction() local
DHexagonPeephole.cpp246 MachineOperand &Op0 = MI->getOperand(0); in runOnMachineFunction() local
DHexagonCopyToCombine.cpp130 const MachineOperand &Op0 = MI->getOperand(0); in isCombinableInstType() local
/external/llvm/lib/Analysis/
DInstructionSimplify.cpp147 if (BinaryOperator *Op0 = dyn_cast<BinaryOperator>(LHS)) in ExpandBinOp() local
206 BinaryOperator *Op0 = dyn_cast<BinaryOperator>(LHS); in SimplifyAssociativeBinOp() local
530 static Value *SimplifyAddInst(Value *Op0, Value *Op1, bool isNSW, bool isNUW, in SimplifyAddInst()
586 Value *llvm::SimplifyAddInst(Value *Op0, Value *Op1, bool isNSW, bool isNUW, in SimplifyAddInst()
662 static Value *SimplifySubInst(Value *Op0, Value *Op1, bool isNSW, bool isNUW, in SimplifySubInst()
779 Value *llvm::SimplifySubInst(Value *Op0, Value *Op1, bool isNSW, bool isNUW, in SimplifySubInst()
789 static Value *SimplifyFAddInst(Value *Op0, Value *Op1, FastMathFlags FMF, in SimplifyFAddInst()
831 static Value *SimplifyFSubInst(Value *Op0, Value *Op1, FastMathFlags FMF, in SimplifyFSubInst()
867 static Value *SimplifyFMulInst(Value *Op0, Value *Op1, in SimplifyFMulInst()
895 static Value *SimplifyMulInst(Value *Op0, Value *Op1, const Query &Q, in SimplifyMulInst()
[all …]
/external/llvm/lib/Transforms/InstCombine/
DInstCombineMulDivRem.cpp170 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitMul() local
525 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitFMul() local
780 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in commonIDivTransforms() local
950 static Instruction *foldUDivPow2Cst(Value *Op0, Value *Op1, in foldUDivPow2Cst()
961 static Instruction *foldUDivNegCst(Value *Op0, Value *Op1, in foldUDivNegCst()
970 static Instruction *foldUDivShl(Value *Op0, Value *Op1, const BinaryOperator &I, in foldUDivShl()
993 static size_t visitUDivOperand(Value *Op0, Value *Op1, const BinaryOperator &I, in visitUDivOperand()
1033 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitUDiv() local
1106 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitSDiv() local
1204 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitFDiv() local
[all …]
DInstCombineShifts.cpp26 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in commonShiftTransforms() local
321 Instruction *InstCombiner::FoldShiftByConstant(Value *Op0, Constant *Op1, in FoldShiftByConstant()
748 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitLShr() local
792 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitAShr() local
DInstCombineAndOrXor.cpp892 Value *Op0 = LHS->getOperand(0), *Op1 = LHS->getOperand(1); in FoldAndOfICmps() local
1207 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitAnd() local
1794 Value *Op0 = LHS->getOperand(0), *Op1 = LHS->getOperand(1); in FoldOrOfICmps() local
2145 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitOr() local
2532 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitXor() local
2816 Value *Op0 = LHS->getOperand(0), *Op1 = LHS->getOperand(1); in visitXor() local
DInstructionCombining.cpp192 BinaryOperator *Op0 = dyn_cast<BinaryOperator>(I.getOperand(0)); in SimplifyAssociativeOrCommutative() local
513 if (BinaryOperator *Op0 = dyn_cast<BinaryOperator>(LHS)) in tryFactorization() local
534 BinaryOperator *Op0 = dyn_cast<BinaryOperator>(LHS); in SimplifyUsingDistributiveLaws() local
669 Value *Op0 = SO, *Op1 = ConstOperand; in FoldOperationIntoSelectOperand() local
/external/llvm/lib/CodeGen/SelectionDAG/
DFastISel.cpp421 unsigned Op0 = getRegForValue(I->getOperand(0)); in selectBinaryOp() local
1279 unsigned Op0 = getRegForValue(I->getOperand(0)); in selectBitCast() local
1445 const Value *Op0 = EVI->getOperand(0); in selectExtractValue() local
1653 unsigned FastISel::fastEmit_ri_(MVT VT, unsigned Opcode, unsigned Op0, in fastEmit_ri_()
1720 const TargetRegisterClass *RC, unsigned Op0, in fastEmitInst_r()
1741 const TargetRegisterClass *RC, unsigned Op0, in fastEmitInst_rr()
1765 const TargetRegisterClass *RC, unsigned Op0, in fastEmitInst_rrr()
1793 const TargetRegisterClass *RC, unsigned Op0, in fastEmitInst_ri()
1815 const TargetRegisterClass *RC, unsigned Op0, in fastEmitInst_rii()
1840 const TargetRegisterClass *RC, unsigned Op0, in fastEmitInst_rf()
[all …]
DLegalizeFloatTypes.cpp1685 SDValue Op0 = GetPromotedFloat(N->getOperand(0)); in PromoteFloatOp_SETCC() local
1878 SDValue Op0 = GetPromotedFloat(N->getOperand(0)); in PromoteFloatRes_FCOPYSIGN() local
1902 SDValue Op0 = GetPromotedFloat(N->getOperand(0)); in PromoteFloatRes_BinOp() local
1911 SDValue Op0 = GetPromotedFloat(N->getOperand(0)); in PromoteFloatRes_FMAD() local
1922 SDValue Op0 = GetPromotedFloat(N->getOperand(0)); in PromoteFloatRes_FPOWI() local
/external/llvm/lib/Target/AArch64/Utils/
DAArch64BaseInfo.cpp837 uint32_t Op0 = 0, Op1 = 0, CRn = 0, CRm = 0, Op2 = 0; in fromString() local
868 uint32_t Op0 = (Bits >> 14) & 0x3; in toString() local
/external/llvm/lib/Transforms/Scalar/
DScalarizer.cpp375 Scatterer Op0 = scatter(&I, I.getOperand(0)); in splitBinary() local
403 Scatterer Op0 = scatter(&SI, SI.getOperand(0)); in visitSelectInst() local
409 Value *Op0 = SI.getOperand(0); in visitSelectInst() local
470 Scatterer Op0 = scatter(&CI, CI.getOperand(0)); in visitCastInst() local
490 Scatterer Op0 = scatter(&BCI, BCI.getOperand(0)); in visitBitCastInst() local
542 Scatterer Op0 = scatter(&SVI, SVI.getOperand(0)); in visitShuffleVectorInst() local
DCorrelatedValuePropagation.cpp167 Value *Op0 = C->getOperand(0); in processCmp() local
/external/llvm/lib/IR/
DAutoUpgrade.cpp594 Value *Op0 = CI->getArgOperand(0); in UpgradeIntrinsicCall() local
611 Value *Op0 = CI->getArgOperand(0); in UpgradeIntrinsicCall() local
657 Value *Op0 = CI->getArgOperand(0); in UpgradeIntrinsicCall() local
686 Value *Op0 = CI->getArgOperand(0); in UpgradeIntrinsicCall() local
/external/llvm/include/llvm/IR/
DGetElementPtrTypeIterator.h102 gep_type_begin(Type *Op0, ArrayRef<T> A) { in gep_type_begin()
/external/llvm/lib/Target/Sparc/
DSparcISelDAGToDAG.cpp200 SDValue Op0, Op1; in SelectInlineAsmMemoryOperand() local
/external/llvm/lib/Target/SystemZ/
DSystemZISelDAGToDAG.cpp401 SDValue Op0, uint64_t Op1) { in expandDisp()
424 SDValue Op0 = N.getOperand(0); in expandAddress() local
941 SDValue Op0 = N->getOperand(I ^ 1); in tryRxSBG() local
971 SDValue Op0, uint64_t UpperVal, in splitLargeImmediate()
1102 SDValue Op0 = Node->getOperand(0); in Select() local
/external/llvm/lib/Target/Mips/
DMipsSEISelLowering.cpp554 SDValue Op0 = N->getOperand(0); in performANDCombine() local
674 SDValue Op0 = N->getOperand(0); in performORCombine() local
822 SDValue Op0 = genConstMult(X, Floor, DL, VT, ShiftTy, DAG); in genConstMult() local
829 SDValue Op0 = genConstMult(X, Ceil, DL, VT, ShiftTy, DAG); in genConstMult() local
900 SDValue Op0 = N->getOperand(0); in performSRACombine() local
998 SDValue Op0 = N->getOperand(0); in performVSELECTCombine() local
1046 SDValue Op0 = N->getOperand(0); in performXORCombine() local
2273 SDValue Op0 = Op->getOperand(0); in lowerEXTRACT_VECTOR_ELT() local
2647 SDValue Op0; in lowerVECTOR_SHUFFLE_VSHF() local
/external/llvm/lib/Target/X86/
DX86FloatingPoint.cpp1150 unsigned Op0 = getFPReg(MI->getOperand(NumOperands-2)); in handleTwoArgFP() local
1248 unsigned Op0 = getFPReg(MI->getOperand(NumOperands-2)); in handleCompareFP() local
1274 unsigned Op0 = getFPReg(MI->getOperand(0)); in handleCondMovFP() local
/external/llvm/lib/Target/ARM/
DARMFastISel.cpp288 unsigned Op0, bool Op0IsKill) { in fastEmitInst_r()
310 unsigned Op0, bool Op0IsKill, in fastEmitInst_rr()
338 unsigned Op0, bool Op0IsKill, in fastEmitInst_rrr()
370 unsigned Op0, bool Op0IsKill, in fastEmitInst_ri()
396 unsigned Op0, bool Op0IsKill, in fastEmitInst_rri()
1177 Value *Op0 = I->getOperand(0); in SelectStore() local
/external/llvm/lib/Target/PowerPC/
DPPCFastISel.cpp697 Value *Op0 = I->getOperand(0); in SelectStore() local
2275 unsigned Op0, bool Op0IsKill, in fastEmitInst_ri()
2295 unsigned Op0, bool Op0IsKill) { in fastEmitInst_r()
2308 unsigned Op0, bool Op0IsKill, in fastEmitInst_rr()
/external/llvm/lib/Target/AArch64/
DAArch64FastISel.cpp1467 unsigned AArch64FastISel::emitAdd_ri_(MVT VT, unsigned Op0, bool Op0IsKill, in emitAdd_ri_()
2027 const Value *Op0 = I->getOperand(0); in selectStore() local
3849 unsigned AArch64FastISel::emitMul_rr(MVT RetVT, unsigned Op0, bool Op0IsKill, in emitMul_rr()
3869 unsigned AArch64FastISel::emitSMULL_rr(MVT RetVT, unsigned Op0, bool Op0IsKill, in emitSMULL_rr()
3879 unsigned AArch64FastISel::emitUMULL_rr(MVT RetVT, unsigned Op0, bool Op0IsKill, in emitUMULL_rr()
3915 unsigned AArch64FastISel::emitLSL_ri(MVT RetVT, MVT SrcVT, unsigned Op0, in emitLSL_ri()
4022 unsigned AArch64FastISel::emitLSR_ri(MVT RetVT, MVT SrcVT, unsigned Op0, in emitLSR_ri()
4143 unsigned AArch64FastISel::emitASR_ri(MVT RetVT, MVT SrcVT, unsigned Op0, in emitASR_ri()
4573 const Value *Op0 = I->getOperand(0); in selectShift() local
/external/llvm/lib/CodeGen/
DIntrinsicLowering.cpp489 Value *Op0 = CI->getArgOperand(0); in LowerIntrinsicCall() local
/external/llvm/lib/Target/MSP430/
DMSP430ISelDAGToDAG.cpp285 SDValue Op0, Op1; in SelectInlineAsmMemoryOperand() local
/external/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp66 const MCOperand &Op0 = MI->getOperand(0); in printInst() local
160 const MCOperand &Op0 = MI->getOperand(0); // Op1 == Op0 in printInst() local

123