Home
last modified time | relevance | path

Searched refs:AAPCS (Results 1 – 23 of 23) sorted by relevance

/external/llvm/test/CodeGen/ARM/
Darm-abi-attr.ll7 ; RUN: llc -mtriple=arm-linux-gnueabi < %s | FileCheck %s --check-prefix=AAPCS
9 ; RUN: FileCheck %s --check-prefix=AAPCS
11 ; RUN: FileCheck %s --check-prefix=AAPCS
13 ; The stack is 8 byte aligned on AAPCS and 4 on APCS, so we should get a BIC
20 ; AAPCS: sub sp, sp, #8
21 ; AAPCS-NOT: bic
D2013-05-02-AAPCS-ByVal-Structs-C4-C5-VFP2.ll1 ;Check AAPCS, 5.5 Parameters Passing, C4 and C5 rules.
D2013-05-02-AAPCS-ByVal-Structs-C4-C5-VFP.ll1 ;Check AAPCS, 5.5 Parameters Passing, C4 and C5 rules.
Dinterrupt-attr.ll35 ; Normal AAPCS function (r0-r3 pushed onto stack by hardware, lr set to
/external/llvm/test/CodeGen/AArch64/
Di1-contents.ll6 ; AAPCS: low 8 bits of %in (== w0) will be either 0 or 1. Need to extend to
17 ; AAPCS: low 8 bits of %val1 (== w0) will be either 0 or 1. Need to extend to
30 ; AAPCS: low 8 bits of w0 must be either 0 or 1. Need to mask them off.
Dargument-blocks.ll2 …c -mtriple=aarch64-linux-gnu -o - %s | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-AAPCS
44 ; CHECK-AAPCS: ldp [[LHS:s[0-9]+]], [[RHS:s[0-9]+]], [sp, #8]
Darm64-aapcs.ll78 ; Under AAPCS variadic functions have the same calling convention as
/external/llvm/test/CodeGen/ARM/Windows/
Daapcs.ll3 ; AAPCS mandates an 8-byte stack alignment. The alloca is implicitly aligned,
/external/llvm/test/CodeGen/Thumb2/
Dtail-call-r9.ll6 ; the destination address. It's callee-saved in AAPCS.
/external/llvm/lib/Target/ARM/
DARMCallingConv.td110 // ARM AAPCS (EABI) Calling Convention, common parts
138 // ARM AAPCS (EABI) Calling Convention
165 // ARM AAPCS-VFP (EABI) Calling Convention
/external/llvm/patches/
D0003-Add-support-for-64-bit-longs.patch19 "Use the AAPCS ABI">;
/external/llvm/test/tools/llvm-readobj/ARM/
Dattribute-0.s163 @CHECK-OBJ-NEXT: Description: AAPCS
170 @CHECK-OBJ-NEXT: Description: AAPCS
Dattribute-1.s149 @CHECK-OBJ-NEXT: Description: AAPCS VFP
/external/llvm/test/MC/ARM/
Ddirective-eabi_attribute.s163 @ CHECK-OBJ-NEXT: Description: AAPCS VFP
169 @ CHECK-OBJ-NEXT: Description: AAPCS
/external/llvm/docs/
DBigEndianNEON.rst100 AAPCS section in Considerations
103 The ARM procedure call standard (AAPCS) defines the ABI for passing vectors between functions in re…
147 | AAPCS | ``LDR`` | ``LD1 + REV`` |
/external/clang/docs/
DAttributeReference.rst40 - If the function is AAPCS, Clang instructs the backend to realign the stack to
41 8 bytes on entry. This is a general requirement of the AAPCS at public
43 other AAPCS functions to be called.
45 itself is designed in such a way that functions obeying the normal AAPCS ABI
/external/clang/lib/CodeGen/
DTargetInfo.cpp3882 AAPCS = 0, enumerator
4409 AAPCS = 1, enumerator
4598 case AAPCS: return llvm::CallingConv::ARM_AAPCS; in getABIDefaultCC()
4688 getABIKind() == ARMABIInfo::AAPCS) in classifyArgumentType()
4936 getABIKind() == ARMABIInfo::AAPCS) in EmitVAArg()
7000 AArch64ABIInfo::ABIKind Kind = AArch64ABIInfo::AAPCS; in getTargetCodeGenInfo()
7018 ARMABIInfo::ABIKind Kind = ARMABIInfo::AAPCS; in getTargetCodeGenInfo()
DCGCall.cpp136 return (PCS->getPCS() == PcsAttr::AAPCS ? CC_AAPCS : CC_AAPCS_VFP); in getCallingConventionForDecl()
/external/clang/include/clang/Basic/
DAttrDocs.td649 - If the function is AAPCS, Clang instructs the backend to realign the stack to
650 8 bytes on entry. This is a general requirement of the AAPCS at public
652 other AAPCS functions to be called.
654 itself is designed in such a way that functions obeying the normal AAPCS ABI
DAttr.td1168 ["AAPCS", "AAPCS_VFP"]>];
/external/llvm/lib/Target/AArch64/
DAArch64CallingConvention.td269 // guarantees more than a normal AAPCS function. x16 and x17 are used on the
/external/clang/tools/libclang/
DCXType.cpp526 TCALLINGCONV(AAPCS); in clang_getFunctionTypeCallingConv()
/external/clang/lib/Sema/
DSemaDeclAttr.cpp3373 PCS = PcsAttr::AAPCS; in handleCallConvAttr()