Home
last modified time | relevance | path

Searched refs:COMBINE (Results 1 – 7 of 7) sorted by relevance

/external/skia/src/core/
DSkFilterProc.cpp54 #define COMBINE(lo, hi) (((lo) & ~0xFF00) | (((hi) & ~0xFF00) << 8)) macro
64 return COMBINE(lo, hi); in bilerp4_01()
69 return COMBINE(lo, hi); in bilerp4_02()
74 return COMBINE(lo, hi); in bilerp4_03()
80 return COMBINE(lo, hi); in bilerp4_10()
85 return COMBINE(lo, hi); in bilerp4_11()
90 return COMBINE(lo, hi); in bilerp4_12()
95 return COMBINE(lo, hi); in bilerp4_13()
101 return COMBINE(lo, hi); in bilerp4_20()
106 return COMBINE(lo, hi); in bilerp4_21()
[all …]
DSkBlitMask_D32.cpp241 #define COMBINE(e0, e1, m) ((((e0) >> 8) & (m)) | ((e1) & ~(m))) macro
262 dst[i] = COMBINE(s0 + d0, s1 + d1, rbmask); in A8_RowProc_Opaque()
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.h66 COMBINE, enumerator
DHexagonISelLowering.cpp1123 Result = DAG.getNode(HexagonISD::COMBINE, DL, MVT::i64, Tmp4, Tmp2); in LowerLOAD()
1810 case HexagonISD::COMBINE: return "HexagonISD::COMBINE"; in getTargetNodeName()
2047 return DAG.getNode(HexagonISD::COMBINE, dl, VT, V1, V0); in LowerBUILD_VECTOR()
2053 return DAG.getNode(HexagonISD::COMBINE, dl, VT, V1, V0); in LowerBUILD_VECTOR()
2125 Operand = DAG.getNode(HexagonISD::COMBINE, dl, VT, C, Operand); in LowerBUILD_VECTOR()
2163 SDValue Combined = DAG.getNode(HexagonISD::COMBINE, dl, VT, Vec0, Vec); in LowerCONCAT_VECTORS()
2172 SDValue Combined = DAG.getNode(HexagonISD::COMBINE, dl, VT, Vec0, Vec); in LowerCONCAT_VECTORS()
2184 Operand = DAG.getNode(HexagonISD::COMBINE, dl, VT, C, Operand); in LowerCONCAT_VECTORS()
2326 Val = DAG.getNode(HexagonISD::COMBINE, dl, VT, C, Val); in LowerINSERT_VECTOR()
DHexagonInstrInfo.td115 def HexagonCOMBINE : SDNode<"HexagonISD::COMBINE", SDTHexagonI64I32I32>;
/external/icu/icu4c/source/common/
Dushape.cpp58 #define COMBINE (SHADDA+CSHADDA) macro
1522 … if (aggregate_tashkeel && ((prevLink|currLink)&COMBINE) == COMBINE && aggregation_possible) { in u_shapeArabic()
/external/clang/include/clang/Basic/
Darm_neon.td1083 def COMBINE : NoTestOpInst<"vcombine", "kdd", "dPl", OP_CONC>;