| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 329 CTTZ_ZERO_UNDEF, CTLZ_ZERO_UNDEF, enumerator
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 296 case ISD::CTLZ_ZERO_UNDEF: return "ctlz_zero_undef"; in getOperationName()
|
| D | LegalizeVectorOps.cpp | 283 case ISD::CTLZ_ZERO_UNDEF: in LegalizeOp()
|
| D | LegalizeIntegerTypes.cpp | 61 case ISD::CTLZ_ZERO_UNDEF: in PromoteIntegerResult()
1245 case ISD::CTLZ_ZERO_UNDEF: in ExpandIntegerResult()
1816 SDValue HiLZ = DAG.getNode(ISD::CTLZ_ZERO_UNDEF, dl, NVT, Hi); in ExpandIntRes_CTLZ()
|
| D | LegalizeDAG.cpp | 2783 case ISD::CTLZ_ZERO_UNDEF: in ExpandBitCount()
2848 case ISD::CTLZ_ZERO_UNDEF: in ExpandNode()
4045 case ISD::CTLZ_ZERO_UNDEF: in PromoteNode()
4060 Node->getOpcode() == ISD::CTLZ_ZERO_UNDEF) { in PromoteNode()
|
| D | LegalizeVectorTypes.cpp | 72 case ISD::CTLZ_ZERO_UNDEF: in ScalarizeVectorResult()
614 case ISD::CTLZ_ZERO_UNDEF: in SplitVectorResult()
|
| D | SelectionDAG.cpp | 2187 case ISD::CTLZ_ZERO_UNDEF: in computeKnownBits()
2775 case ISD::CTLZ_ZERO_UNDEF: in getNode()
|
| D | DAGCombiner.cpp | 1333 case ISD::CTLZ_ZERO_UNDEF: return visitCTLZ_ZERO_UNDEF(N); in visit()
4677 return DAG.getNode(ISD::CTLZ_ZERO_UNDEF, SDLoc(N), VT, N0); in visitCTLZ_ZERO_UNDEF()
|
| D | SelectionDAGBuilder.cpp | 5101 setValue(&I, DAG.getNode(CI->isZero() ? ISD::CTLZ : ISD::CTLZ_ZERO_UNDEF, in visitIntrinsicCall()
|
| /external/llvm/lib/Target/MSP430/ |
| D | MSP430ISelLowering.cpp | 128 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i8, Expand); in MSP430TargetLowering()
129 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i16, Expand); in MSP430TargetLowering()
|
| /external/llvm/lib/Target/BPF/ |
| D | BPFISelLowering.cpp | 143 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Custom); in BPFTargetLowering()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1310 setOperationAction(ISD::CTLZ_ZERO_UNDEF, VT, Expand); in HexagonTargetLowering()
1736 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32, Expand); in HexagonTargetLowering()
1737 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Expand); in HexagonTargetLowering()
|
| /external/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelLowering.cpp | 249 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i16, Legal); in NVPTXTargetLowering()
250 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32, Legal); in NVPTXTargetLowering()
251 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Legal); in NVPTXTargetLowering()
|
| /external/llvm/lib/Target/R600/ |
| D | AMDGPUISelLowering.cpp | 305 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32, Expand); in AMDGPUTargetLowering()
351 setOperationAction(ISD::CTLZ_ZERO_UNDEF, VT, Expand); in AMDGPUTargetLowering()
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 1477 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Expand); in SparcTargetLowering()
1532 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32, Expand); in SparcTargetLowering()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 325 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32, Expand); in MipsTargetLowering()
326 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Expand); in MipsTargetLowering()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 379 def ctlz_zero_undef : SDNode<"ISD::CTLZ_ZERO_UNDEF", SDTIntUnaryOp>;
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 116 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32, Expand); in XCoreTargetLowering()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 349 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i8 , Promote); in X86TargetLowering()
350 AddPromotedToType (ISD::CTLZ_ZERO_UNDEF, MVT::i8 , MVT::i32); in X86TargetLowering()
351 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i16 , Expand); in X86TargetLowering()
352 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32 , Expand); in X86TargetLowering()
354 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Expand); in X86TargetLowering()
359 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i8 , Custom); in X86TargetLowering()
360 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i16 , Custom); in X86TargetLowering()
361 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32 , Custom); in X86TargetLowering()
364 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Custom); in X86TargetLowering()
713 setOperationAction(ISD::CTLZ_ZERO_UNDEF, VT, Expand); in X86TargetLowering()
[all …]
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 212 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32, Expand); in PPCTargetLowering()
216 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Expand); in PPCTargetLowering()
472 setOperationAction(ISD::CTLZ_ZERO_UNDEF, VT, Expand); in PPCTargetLowering()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 176 setOperationAction(ISD::CTLZ_ZERO_UNDEF, VT, Expand); in SystemZTargetLowering()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 245 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32, Expand); in AArch64TargetLowering()
247 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Expand); in AArch64TargetLowering()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 699 setOperationAction(ISD::CTLZ_ZERO_UNDEF , MVT::i32 , Expand); in ARMTargetLowering()
|