| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonIntrinsics.td | 25 : Pat <(IntID I64:$Rs),
41 : Pat<(IntID I64:$Rs, imm:$It),
45 : Pat<(IntID I32:$Rs, I64:$Rt),
53 : Pat <(IntID I64:$Rs, I64:$Rt),
93 : Pat <(IntID I64:$Rs, I64:$Rt, imm:$Iu),
97 : Pat <(IntID I64:$Rs, imm:$It, imm:$Iu),
101 : Pat <(IntID I64:$Rs, I64:$Rt, I64:$Ru),
105 : Pat <(IntID I64:$Rs, I64:$Rt, I32:$Ru),
109 : Pat <(IntID I64:$Rs, I32:$Rt, I32:$Ru),
113 : Pat <(IntID I64:$Rs, I64:$Rt, (i32 PredRegs:$Ru)),
[all …]
|
| D | HexagonInstrInfoV5.td | 47 [(set I64:$dst,
48 (sra (i64 (add (i64 (sra I64:$src1, u6ImmPred:$src2)), 1)),
129 [(set I32:$Rd, (HexagonPOPCOUNT I64:$Rss))], "", S_2op_tc_2_SLOT23>,
615 sint_to_fp, F32, I64>;
617 uint_to_fp, F32, I64>;
623 sint_to_fp, F64, I64>;
625 uint_to_fp, F64, I64>;
641 fp_to_sint, I64, F64, ":chop">;
643 fp_to_uint, I64, F64, ":chop">;
645 fp_to_sint, I64, F32, ":chop">;
[all …]
|
| D | HexagonInstrInfo.td | 24 def I64 : PatLeaf<(i64 DoubleRegs:$R)>;
1289 def: Pat<(i64 (add I64:$Rs, I64:$Rt)), (A2_addp I64:$Rs, I64:$Rt)>;
1290 def: Pat<(i64 (sub I64:$Rs, I64:$Rt)), (A2_subp I64:$Rs, I64:$Rt)>;
1301 def: Pat<(i64 (and I64:$Rs, I64:$Rt)), (A2_andp I64:$Rs, I64:$Rt)>;
1302 def: Pat<(i64 (or I64:$Rs, I64:$Rt)), (A2_orp I64:$Rs, I64:$Rt)>;
1303 def: Pat<(i64 (xor I64:$Rs, I64:$Rt)), (A2_xorp I64:$Rs, I64:$Rt)>;
3402 def: Storepi_pat<post_store, I64, s4_3ImmPred, S2_storerd_pi>;
3616 defm: Storex_pat<store, I64, s29_3ImmPred, S2_storerd_io>;
3621 defm: Storex_pat<SwapSt<atomic_store_64>, I64, s29_3ImmPred, S2_storerd_io>;
3628 def: Storex_simple_pat<store, I64, S2_storerd_io>;
[all …]
|
| D | HexagonInstrInfoV4.td | 1021 def: Storexs_pat<store, I64, S4_storerd_rr>;
3569 def: Storea_pat<SwapSt<atomic_store_64>, I64, addrgp, S2_storerdgp>;
3575 def: Storea_pat<store, I64, addrgp, S2_storerdgp>;
3773 def: Pat<(i64 (ctlz I64:$src1)), (Zext64 (S2_cl0p I64:$src1))>;
3774 def: Pat<(i64 (cttz I64:$src1)), (Zext64 (S2_ct0p I64:$src1))>;
3814 def: Storea_pat<store, I64, addrga, S2_storerdabs>;
3816 def: Stoream_pat<truncstorei32, I64, addrga, LoReg, S2_storeriabs>;
3873 def: Storea_pat<store, I64, addrgp, S2_storerdabs>;
3884 def: Storea_pat<SwapSt<atomic_store_64>, I64, addrgp, S2_storerdabs>;
|
| /external/v8/src/base/ |
| D | macros.h | 333 # define V8_INT64_C(x) (x ## I64)
335 # define V8_INTPTR_C(x) (x ## I64)
|
| /external/llvm/test/CodeGen/ARM/ |
| D | inlineasm3.ll | 9 ; CHECK: vmov.I64 q15, #0
13 …call void asm sideeffect "vmov.I64 q15, #0\0Avmov.32 d30[0], $1\0Avmov ${0:q}, q15\0A", "=*w,r,~{d…
|
| /external/clang/test/Lexer/ |
| D | ms-extensions.c | 9 __int64 x6 = 0x42I64;
|
| /external/libyuv/files/include/libyuv/ |
| D | basic_types.h | 26 #define INT64_C(x) x ## I64
|
| /external/google-breakpad/src/third_party/linux/include/gflags/ |
| D | gflags.h | 493 #define DECLARE_int64(name) DECLARE_VARIABLE(::google::int64,I64, name)
494 #define DEFINE_int64(name,val,txt) DEFINE_VARIABLE(::google::int64,I64, name, val, txt)
|
| /external/bison/m4/ |
| D | inttypes.m4 | 44 for glpfx in '' l ll I64; do
49 I64) gltype1='__int64';;
|
| /external/libvpx/libvpx/third_party/libyuv/include/libyuv/ |
| D | basic_types.h | 29 #define INT64_C(x) x ## I64
|
| /external/valgrind/none/tests/amd64/ |
| D | rcl-amd64.c | 4 #define I64(C) "rcrq %%rbx\n" "rclq $" #C ",%%rax\n" "rclq %%rbx\n" macro
12 asm(I64(C) : "+a"(a), "+b"(b) : /* */); \
|
| /external/ceres-solver/internal/ceres/ |
| D | collections_port.h | 112 #define GG_LONGLONG(x) x##I64
|
| /external/valgrind/ |
| D | README.aarch64 | 187 1Sto64(CmpNEZ64( Or64(GET:I64(1192),GET:I64(1184)) ))
|
| /external/llvm/test/CodeGen/R600/ |
| D | 32-bit-local-address-space.ll | 11 ; instructions with B64, U64, and I64 take 64-bit operands.
|
| /external/llvm/test/CodeGen/Mips/msa/ |
| D | llvm-stress-s2704903805.ll | 118 %I64 = insertelement <2 x i64> zeroinitializer, i64 %Se, i32 0
|
| /external/protobuf/src/google/protobuf/stubs/ |
| D | common.h | 188 #define GOOGLE_LONGLONG(x) x##I64
|
| /external/opencv/cxcore/include/ |
| D | cxmisc.h | 141 #define CV_BIG_INT(n) n##I64
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelDAGToDAG.cpp | 1609 I64, enumerator
1844 Opc = AtomicOpcTbl[Op][I64]; in SelectAtomicLoadArith()
|
| /external/clang/lib/CodeGen/ |
| D | TargetInfo.cpp | 5561 llvm::IntegerType *I64 = llvm::IntegerType::get(getVMContext(), 64); in HandleAggregates() local
5579 ArgList.push_back(I64); in HandleAggregates()
|
| /external/jpeg/ |
| D | testimg.ppm | 4 …4+l3*j4*h2(l6,i3)f2'h4)e1&i5*{B9�MG�MH�PJ�TL�VO�XN�YO|\Qs\Nk[L`WFVSBPSBJQ?@I64@,3<+2;*09(09(2;*5>-…
|
| /external/bison/ |
| D | configure | 22417 for glpfx in '' l ll I64; do
22422 I64) gltype1='__int64';;
|
| /external/robolectric/lib/main/ |
| D | android.jar | META-INF/
META-INF/MANIFEST.MF
com/
com/android/
com/ ... |