| /external/llvm/test/CodeGen/X86/ |
| D | vshift-6.ll | 13 ; VSELECT(r, B, count);
17 ; r = VSELECT(r, C, count);
19 ; VSELECT(r, r+r, count);
|
| D | 2011-12-15-vec_shift.ll | 13 ; Make sure we're masking and pcmp'ing the VSELECT conditon vector.
|
| D | vselect-avx.ll | 83 ; We shouldn't try to lower this directly using VSELECT because we don't have
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 342 VSELECT, enumerator
|
| D | BasicTTIImpl.h | 455 ISD = ISD::VSELECT; in getCmpSelInstrCost()
|
| D | SelectionDAG.h | 722 return getNode(Cond.getValueType().isVector() ? ISD::VSELECT : ISD::SELECT, DL, VT,
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 80 setTargetDAGCombine(ISD::VSELECT); in MipsSETargetLowering()
98 setTargetDAGCombine(ISD::VSELECT); in MipsSETargetLowering()
275 setOperationAction(ISD::VSELECT, Ty, Legal); in addMSAIntType()
320 setOperationAction(ISD::VSELECT, Ty, Legal); in addMSAFloatType()
777 return DAG.getNode(ISD::VSELECT, SDLoc(N), Ty, Cond, IfSet, IfClr); in performORCombine()
1089 case ISD::VSELECT: in PerformDAGCombine()
1580 return DAG.getNode(ISD::VSELECT, DL, VecTy, in lowerINTRINSIC_WO_CHAIN()
1593 return DAG.getNode(ISD::VSELECT, DL, VecTy, in lowerINTRINSIC_WO_CHAIN()
1598 return DAG.getNode(ISD::VSELECT, DL, Op->getValueType(0), Op->getOperand(3), in lowerINTRINSIC_WO_CHAIN()
1601 return DAG.getNode(ISD::VSELECT, DL, Op->getValueType(0), in lowerINTRINSIC_WO_CHAIN()
[all …]
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorTypes.cpp | 63 case ISD::VSELECT: R = ScalarizeVecRes_VSELECT(N); break; in ScalarizeVectorResult()
442 case ISD::VSELECT: in ScalarizeVectorOperand()
583 case ISD::VSELECT: in SplitVectorResult()
1307 case ISD::VSELECT: in SplitVectorOperand()
1379 DAG.getNode(ISD::VSELECT, DL, LoOpVT, LoMask, LoOp0, LoOp1); in SplitVecOp_VSELECT()
1381 DAG.getNode(ISD::VSELECT, DL, HiOpVT, HiMask, HiOp0, HiOp1); in SplitVecOp_VSELECT()
1733 case ISD::VSELECT: in WidenVectorResult()
|
| D | LegalizeVectorOps.cpp | 287 case ISD::VSELECT: in LegalizeOp()
688 case ISD::VSELECT: in Expand()
|
| D | SelectionDAGDumper.cpp | 200 case ISD::VSELECT: return "vselect"; in getOperationName()
|
| D | LegalizeIntegerTypes.cpp | 71 case ISD::VSELECT: Res = PromoteIntRes_VSELECT(N); break; in PromoteIntegerResult()
554 return DAG.getNode(ISD::VSELECT, SDLoc(N), in PromoteIntRes_VSELECT()
849 case ISD::VSELECT: in PromoteIntegerOperand()
|
| D | DAGCombiner.cpp | 1338 case ISD::VSELECT: return visitVSELECT(N); in visit()
7881 RV = DAG.getNode(VT.isVector() ? ISD::VSELECT : ISD::SELECT, in visitFSQRT()
|
| D | SelectionDAG.cpp | 6608 case ISD::VSELECT: in UnrollVectorOp()
|
| D | SelectionDAGBuilder.cpp | 2956 ISD::VSELECT : ISD::SELECT; in visitSelect()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 735 setOperationAction(ISD::VSELECT, VT, Expand); in X86TargetLowering()
790 setOperationAction(ISD::VSELECT, MVT::v4f32, Custom); in X86TargetLowering()
859 setOperationAction(ISD::VSELECT, VT, Custom); in X86TargetLowering()
883 setOperationAction(ISD::VSELECT, MVT::v2f64, Custom); in X86TargetLowering()
884 setOperationAction(ISD::VSELECT, MVT::v2i64, Custom); in X86TargetLowering()
954 setOperationAction(ISD::VSELECT, MVT::v16i8, Legal); in X86TargetLowering()
1209 setOperationAction(ISD::VSELECT, VT, Custom); in X86TargetLowering()
1218 setOperationAction(ISD::VSELECT, MVT::v32i8, Legal); in X86TargetLowering()
1401 setOperationAction(ISD::VSELECT, VT, Legal); in X86TargetLowering()
1453 setOperationAction(ISD::VSELECT, VT, Legal); in X86TargetLowering()
[all …]
|
| D | X86ISelDAGToDAG.cpp | 2144 ISD::VSELECT, SDLoc(Node), Node->getValueType(0), Node->getOperand(0), in Select()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1052 SDValue SL = DAG.getNode(ISD::VSELECT, DL, MVT::v2i32, PredOp, X1, X2); in LowerVSELECT()
1353 setOperationAction(ISD::VSELECT, MVT::v2i16, Custom); in HexagonTargetLowering()
2414 case ISD::VSELECT: return LowerVSELECT(Op, DAG); in LowerOperation()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 475 setOperationAction(ISD::VSELECT, VT, Expand); in PPCTargetLowering()
560 setOperationAction(ISD::VSELECT, MVT::v16i8, Legal); in PPCTargetLowering()
561 setOperationAction(ISD::VSELECT, MVT::v8i16, Legal); in PPCTargetLowering()
562 setOperationAction(ISD::VSELECT, MVT::v4i32, Legal); in PPCTargetLowering()
563 setOperationAction(ISD::VSELECT, MVT::v4f32, Legal); in PPCTargetLowering()
564 setOperationAction(ISD::VSELECT, MVT::v2f64, Legal); in PPCTargetLowering()
644 setOperationAction(ISD::VSELECT, MVT::v4f64, Legal); in PPCTargetLowering()
694 setOperationAction(ISD::VSELECT, MVT::v4f32, Legal); in PPCTargetLowering()
733 setOperationAction(ISD::VSELECT, MVT::v4i1, Legal); in PPCTargetLowering()
|
| D | PPCISelDAGToDAG.cpp | 2736 case ISD::VSELECT: in Select()
|
| /external/llvm/lib/Target/R600/ |
| D | AMDGPUISelLowering.cpp | 343 setOperationAction(ISD::VSELECT, VT, Expand); in AMDGPUTargetLowering()
382 setOperationAction(ISD::VSELECT, VT, Expand); in AMDGPUTargetLowering()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 428 def vselect : SDNode<"ISD::VSELECT" , SDTVSelect>;
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 493 setTargetDAGCombine(ISD::VSELECT); in AArch64TargetLowering()
664 setOperationAction(ISD::VSELECT, VT.getSimpleVT(), Expand); in addTypeForNEON()
8632 return DAG.getNode(ISD::VSELECT, SDLoc(N), ResVT, SetCC, in performVSelectCombine()
8712 case ISD::VSELECT: in PerformDAGCombine()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 125 setOperationAction(ISD::VSELECT, VT, Expand); in addTypeForNEON()
|