Home
last modified time | relevance | path

Searched refs:allowsMisalignedMemoryAccesses (Results 1 – 22 of 22) sorted by relevance

/external/llvm/lib/Target/Mips/
DMips16ISelLowering.h25 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace,
DMipsSEISelLowering.h34 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS = 0,
DMips16ISelLowering.cpp162 Mips16TargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in Mips16TargetLowering
DMipsSEISelLowering.cpp333 MipsSETargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in MipsSETargetLowering
/external/llvm/lib/Target/R600/
DSIISelLowering.h68 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS,
DSIISelLowering.cpp297 bool SITargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in SITargetLowering
1306 !allowsMisalignedMemoryAccesses(LoadVT, AS, Align, nullptr)) { in performUCharToFloatCombine()
/external/llvm/lib/Target/SystemZ/
DSystemZISelLowering.h231 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS,
DSystemZISelLowering.cpp364 bool SystemZTargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in SystemZTargetLowering
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.h240 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace = 0,
DAArch64ISelLowering.cpp6717 (allowsMisalignedMemoryAccesses(MVT::f128, 0, 1, &Fast) && Fast))) in getOptimalMemOpType()
6722 (allowsMisalignedMemoryAccesses(MVT::i64, 0, 1, &Fast) && Fast))) in getOptimalMemOpType()
6727 (allowsMisalignedMemoryAccesses(MVT::i32, 0, 1, &Fast) && Fast))) in getOptimalMemOpType()
/external/llvm/lib/Target/ARM/
DARMISelLowering.h268 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace,
DARMISelLowering.cpp9862 bool ARMTargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in ARMTargetLowering
9917 (allowsMisalignedMemoryAccesses(MVT::v2f64, 0, 1, &Fast) && Fast))) { in getOptimalMemOpType()
9921 (allowsMisalignedMemoryAccesses(MVT::f64, 0, 1, &Fast) && in getOptimalMemOpType()
/external/llvm/lib/Target/X86/
DX86ISelLowering.h616 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS, unsigned Align,
DX86ISelLowering.cpp1740 X86TargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in X86TargetLowering
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.h597 bool allowsMisalignedMemoryAccesses(EVT VT,
DPPCISelLowering.cpp11160 bool PPCTargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in PPCTargetLowering
/external/llvm/lib/Target/XCore/
DXCoreISelLowering.cpp432 if (allowsMisalignedMemoryAccesses(LD->getMemoryVT(), in LowerLOAD()
513 if (allowsMisalignedMemoryAccesses(ST->getMemoryVT(), in LowerSTORE()
1813 allowsMisalignedMemoryAccesses(ST->getMemoryVT(), in PerformDAGCombine()
/external/llvm/include/llvm/Target/
DTargetLowering.h859 virtual bool allowsMisalignedMemoryAccesses(EVT,
/external/llvm/lib/CodeGen/SelectionDAG/
DLegalizeDAG.cpp724 if (!TLI.allowsMisalignedMemoryAccesses(ST->getMemoryVT(), AS, Align)) { in LegalizeStoreOps()
836 if (!TLI.allowsMisalignedMemoryAccesses(ST->getMemoryVT(), AS, Align)) { in LegalizeStoreOps()
888 if (!TLI.allowsMisalignedMemoryAccesses(LD->getMemoryVT(), AS, Align)) { in LegalizeLoadOps()
1082 if (!TLI.allowsMisalignedMemoryAccesses(MemVT, AS, Align)) { in LegalizeLoadOps()
DSelectionDAG.cpp3926 TLI.allowsMisalignedMemoryAccesses(VT, AS, DstAlign)) { in FindOptimalMemOpLowering()
3986 TLI.allowsMisalignedMemoryAccesses(VT, AS, DstAlign, &Fast) && Fast) in FindOptimalMemOpLowering()
DSelectionDAGBuilder.cpp5727 !TLI.allowsMisalignedMemoryAccesses(LoadVT, SrcAS) || in visitMemCmpCall()
5728 !TLI.allowsMisalignedMemoryAccesses(LoadVT, DstAS)) in visitMemCmpCall()
/external/llvm/lib/CodeGen/
DCodeGenPrepare.cpp4024 if (!TLI.allowsMisalignedMemoryAccesses( in isProfitableToPromote()