Home
last modified time | relevance | path

Searched refs:setRegClass (Results 1 – 9 of 9) sorted by relevance

/external/llvm/lib/Target/R600/
DSILowerI1Copies.cpp92 MRI.setRegClass(Reg, &AMDGPU::SReg_64RegClass); in runOnMachineFunction()
148 MRI.setRegClass(Reg, &AMDGPU::VGPR_32RegClass); in runOnMachineFunction()
DSIISelLowering.cpp1968 MRI.setRegClass(VReg, RC); in AdjustInstrPostInstrSelection()
/external/llvm/lib/CodeGen/
DMachineRegisterInfo.cpp41 MachineRegisterInfo::setRegClass(unsigned Reg, const TargetRegisterClass *RC) { in setRegClass() function in MachineRegisterInfo
59 setRegClass(Reg, NewRC); in constrainRegClass()
84 setRegClass(Reg, NewRC); in recomputeRegClass()
DMachineLICM.cpp1347 MRI->setRegClass(Dup->getOperand(Defs[j]).getReg(), OrigRCs[j]); in EliminateCSE()
DRegisterCoalescer.cpp961 MRI->setRegClass(DstReg, NewRC); in reMaterializeTrivialDef()
1376 MRI->setRegClass(CP.getDstReg(), CP.getNewRC()); in joinCopy()
/external/mesa3d/src/gallium/drivers/radeon/
DAMDGPUInstrInfo.cpp254 MRI.setRegClass(MO.getReg(), newRegClass); in convertToISA()
/external/llvm/lib/Target/PowerPC/
DPPCFastISel.cpp393 MRI.setRegClass(Addr.Base.Reg, &PPC::G8RC_and_G8RC_NOX0RegClass); in PPCComputeAddress()
1183 MRI.setRegClass(SrcReg1, &PPC::GPRC_and_GPRC_NOR0RegClass); in SelectBinaryIntOp()
1187 MRI.setRegClass(SrcReg1, &PPC::G8RC_and_G8RC_NOX0RegClass); in SelectBinaryIntOp()
1200 MRI.setRegClass(SrcReg1, &PPC::GPRC_and_GPRC_NOR0RegClass); in SelectBinaryIntOp()
1209 MRI.setRegClass(SrcReg1, &PPC::G8RC_and_G8RC_NOX0RegClass); in SelectBinaryIntOp()
2278 MRI.setRegClass(Op0, &PPC::GPRC_and_GPRC_NOR0RegClass); in fastEmitInst_ri()
2280 MRI.setRegClass(Op0, &PPC::G8RC_and_G8RC_NOX0RegClass); in fastEmitInst_ri()
/external/llvm/include/llvm/CodeGen/
DMachineRegisterInfo.h586 void setRegClass(unsigned Reg, const TargetRegisterClass *RC);
/external/llvm/lib/CodeGen/SelectionDAG/
DInstrEmitter.cpp628 MRI->setRegClass(NewVReg, SRC); in EmitRegSequence()