Searched refs:MFC1 (Results 1 – 15 of 15) sorted by relevance
/external/llvm/lib/Target/Mips/ |
D | MipsAsmPrinter.cpp | 836 unsigned MovOpc = ToFP ? Mips::MTC1 : Mips::MFC1; in EmitSwapFPIntParams() 868 unsigned MovOpc = Mips::MFC1; in EmitSwapFPIntRetval()
|
D | MipsSEInstrInfo.cpp | 95 Opc = Mips::MFC1; in copyPhysReg() 548 BuildMI(MBB, I, dl, get(Mips::MFC1), DstReg).addReg(SubReg); in expandExtractElementF64()
|
D | MipsInstrFPU.td | 361 def MFC1 : MMRel, MFC1_FT<"mfc1", GPR32Opnd, FGR32Opnd, II_MFC1,
|
D | MipsFastISel.cpp | 937 emitInst(Mips::MFC1, DestReg).addReg(TempReg); in selectFPToInt()
|
/external/v8/src/mips64/ |
D | constants-mips64.h | 457 MFC1 = ((0 << 3) + 0) << 21, enumerator
|
D | disasm-mips64.cc | 481 case MFC1: in DecodeTypeRegister()
|
D | simulator-mips64.cc | 1962 case MFC1: in ConfigureTypeRegister() 2320 case MFC1: in DecodeTypeRegister()
|
D | assembler-mips64.cc | 2242 GenInstrRegister(COP1, MFC1, rt, fs, f0); in mfc1()
|
/external/v8/src/mips/ |
D | constants-mips.h | 446 MFC1 = ((0 << 3) + 0) << 21, enumerator
|
D | disasm-mips.cc | 459 case MFC1: in DecodeTypeRegister()
|
D | simulator-mips.cc | 1895 case MFC1: in ConfigureTypeRegister() 2184 case MFC1: in DecodeTypeRegister()
|
D | assembler-mips.cc | 2021 GenInstrRegister(COP1, MFC1, rt, fs, f0); in mfc1()
|
/external/valgrind/none/tests/mips32/ |
D | MoveIns.stdout.exp-BE | 1 MFC1
|
D | MoveIns.stdout.exp | 1 MFC1
|
/external/pcre/dist/sljit/ |
D | sljitNativeMIPS_common.c | 147 #define MFC1 (HI(17)) macro 1328 return push_inst(compiler, MFC1 | flags | T(dst) | FS(TMP_FREG1), MOVABLE_INS); in sljit_emit_fop1_convw_fromd()
|