Home
last modified time | relevance | path

Searched refs:MaskedValueIsZero (Results 1 – 25 of 28) sorted by relevance

12

/external/llvm/lib/Transforms/InstCombine/
DInstCombineShifts.cpp94 if (MaskedValueIsZero(I->getOperand(0), in CanEvaluateShifted()
134 if (IC.MaskedValueIsZero(I->getOperand(0), in CanEvaluateShifted()
159 if (IC.MaskedValueIsZero(I->getOperand(0), in CanEvaluateShifted()
712 MaskedValueIsZero(I.getOperand(0), in visitShl()
771 MaskedValueIsZero(Op0, APInt::getLowBitsSet(Op1C->getBitWidth(), ShAmt), in visitLShr()
816 MaskedValueIsZero(Op0,APInt::getLowBitsSet(Op1C->getBitWidth(),ShAmt), in visitAShr()
824 if (MaskedValueIsZero(Op0, in visitAShr()
DInstCombineMulDivRem.cpp377 if (MaskedValueIsZero(Op0, Negative2, 0, &I)) in visitMul()
379 else if (MaskedValueIsZero(Op1, Negative2, 0, &I)) in visitMul()
1160 if (MaskedValueIsZero(Op0, Mask, 0, &I)) { in visitSDiv()
1161 if (MaskedValueIsZero(Op1, Mask, 0, &I)) { in visitSDiv()
1441 if (MaskedValueIsZero(Op1, Mask, 0, &I) && in visitSRem()
1442 MaskedValueIsZero(Op0, Mask, 0, &I)) { in visitSRem()
DInstCombineAndOrXor.cpp394 if (MaskedValueIsZero(RHS, Mask, 0, &I)) in FoldLogicalPlusAnd()
1287 if (MaskedValueIsZero(Op0LHS, NotAndRHS, 0, &I)) { in visitAnd()
1294 MaskedValueIsZero(Op0RHS, NotAndRHS, 0, &I)) { in visitAnd()
1331 if (MaskedValueIsZero(Op0LHS, Mask, 0, &I)) { in visitAnd()
2305 MaskedValueIsZero(Op1, C1->getValue(), 0, &I)) { in visitOr()
2314 MaskedValueIsZero(Op0, C1->getValue(), 0, &I)) { in visitOr()
2353 MaskedValueIsZero(V2, ~C1->getValue(), 0, &I)) || // (V|N) in visitOr()
2355 MaskedValueIsZero(V1, ~C1->getValue(), 0, &I)))) // (N|V) in visitOr()
2361 MaskedValueIsZero(V2, ~C2->getValue(), 0, &I)) || // (V|N) in visitOr()
2363 MaskedValueIsZero(V1, ~C2->getValue(), 0, &I)))) // (N|V) in visitOr()
[all …]
DInstCombineInternal.h477 bool MaskedValueIsZero(Value *V, const APInt &Mask, unsigned Depth = 0,
479 return llvm::MaskedValueIsZero(V, Mask, DL, Depth, AC, CxtI, DT);
DInstCombineCasts.cpp371 if (IC.MaskedValueIsZero(I->getOperand(0), Mask, 0, CxtI) && in canEvaluateTruncated()
372 IC.MaskedValueIsZero(I->getOperand(1), Mask, 0, CxtI)) { in canEvaluateTruncated()
395 if (IC.MaskedValueIsZero(I->getOperand(0), in canEvaluateTruncated()
769 if (IC.MaskedValueIsZero(I->getOperand(1), in canEvaluateZExtd()
871 if (MaskedValueIsZero(Res, in visitZExt()
DInstCombineAddSub.cpp1097 if (!MaskedValueIsZero(XorLHS, Mask, 0, &I)) in visitAdd()
/external/llvm/lib/Target/XCore/
DXCoreSelectionDAGInfo.cpp29 DAG.MaskedValueIsZero(Size, APInt(SizeBitWidth, 3))) { in EmitTargetCodeForMemcpy()
DXCoreISelLowering.cpp688 if (DAG.MaskedValueIsZero(Mul.getOperand(0), HighMask) && in TryExpandADDWithMul()
689 DAG.MaskedValueIsZero(Mul.getOperand(1), HighMask)) { in TryExpandADDWithMul()
1793 DAG.MaskedValueIsZero(Mul0, HighMask) && in PerformDAGCombine()
1794 DAG.MaskedValueIsZero(Mul1, HighMask) && in PerformDAGCombine()
1795 DAG.MaskedValueIsZero(Addend0, HighMask) && in PerformDAGCombine()
1796 DAG.MaskedValueIsZero(Addend1, HighMask)) { in PerformDAGCombine()
/external/llvm/include/llvm/Analysis/
DValueTracking.h111 bool MaskedValueIsZero(Value *V, const APInt &Mask, const DataLayout &DL,
/external/llvm/lib/Target/MSP430/
DMSP430ISelDAGToDAG.cpp229 CurDAG->MaskedValueIsZero(N.getOperand(0), CN->getAPIntValue())) { in MatchAddress()
/external/llvm/lib/Target/SystemZ/
DSystemZOperators.td504 return CurDAG->MaskedValueIsZero(N->getOperand(0),
512 return CurDAG->MaskedValueIsZero(N->getOperand(1),
/external/llvm/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp1560 if (DAG.MaskedValueIsZero(N0, in SimplifySetCC()
1930 if (DAG.MaskedValueIsZero(N0.getOperand(0), ~LHSR->getAPIntValue())) in SimplifySetCC()
2922 if (DAG.MaskedValueIsZero(N->getOperand(0), HighMask) && in expandMUL()
2923 DAG.MaskedValueIsZero(N->getOperand(1), HighMask)) { in expandMUL()
DDAGCombiner.cpp2951 if (DAG.MaskedValueIsZero(N0.getOperand(1), Mask)) { in visitANDLike()
3056 if (N1C && DAG.MaskedValueIsZero(SDValue(N, 0), in visitAND()
3072 if (DAG.MaskedValueIsZero(N0Op0, Mask)) { in visitAND()
3273 if (DAG.MaskedValueIsZero(N1, APInt::getHighBitsSet(BitWidth, in visitAND()
3293 if (DAG.MaskedValueIsZero(N1, APInt::getHighBitsSet(BitWidth, in visitAND()
3409 !DAG.MaskedValueIsZero( in MatchBSwapHWordLow()
3645 if (DAG.MaskedValueIsZero(N0.getOperand(0), RHSMask&~LHSMask) && in visitORLike()
3646 DAG.MaskedValueIsZero(N1.getOperand(0), LHSMask&~RHSMask)) { in visitORLike()
3774 if (N1C && DAG.MaskedValueIsZero(N0, ~N1C->getAPIntValue())) in visitOR()
4405 if (DAG.MaskedValueIsZero(SDValue(N, 0), in visitSHL()
[all …]
DSelectionDAG.cpp2034 return MaskedValueIsZero(Op, APInt::getSignBit(BitWidth), Depth); in SignBitIsZero()
2040 bool SelectionDAG::MaskedValueIsZero(SDValue Op, const APInt &Mask, in MaskedValueIsZero() function in SelectionDAG
2784 !MaskedValueIsZero(Op.getOperand(0), in isBaseWithConstantOffset()
DSelectionDAGISel.cpp1719 if (CurDAG->MaskedValueIsZero(LHS, NeededMask)) in CheckAndMask()
/external/llvm/lib/Analysis/
DInstructionSimplify.cpp1815 MaskedValueIsZero(V2, C2->getValue(), Q.DL, 0, Q.AC, Q.CxtI, Q.DT)) in SimplifyOrInst()
1818 MaskedValueIsZero(V1, C2->getValue(), Q.DL, 0, Q.AC, Q.CxtI, Q.DT)) in SimplifyOrInst()
1826 MaskedValueIsZero(V2, C1->getValue(), Q.DL, 0, Q.AC, Q.CxtI, Q.DT)) in SimplifyOrInst()
1829 MaskedValueIsZero(V1, C1->getValue(), Q.DL, 0, Q.AC, Q.CxtI, Q.DT)) in SimplifyOrInst()
DValueTracking.cpp208 static bool MaskedValueIsZero(Value *V, const APInt &Mask, const DataLayout &DL,
211 bool llvm::MaskedValueIsZero(Value *V, const APInt &Mask, const DataLayout &DL, in MaskedValueIsZero() function in llvm
214 return ::MaskedValueIsZero(V, Mask, DL, Depth, in MaskedValueIsZero()
2129 bool MaskedValueIsZero(Value *V, const APInt &Mask, const DataLayout &DL, in MaskedValueIsZero() function
DBasicAliasAnalysis.cpp223 if (!MaskedValueIsZero(BOp->getOperand(0), RHSC->getValue(), DL, 0, AC, in GetLinearExpression()
/external/llvm/lib/Target/AMDGPU/
DAMDGPUISelLowering.cpp1667 DAG.MaskedValueIsZero(RHS, APInt::getHighBitsSet(64, 32)) && in LowerUDIVREM64()
1668 DAG.MaskedValueIsZero(LHS, APInt::getHighBitsSet(64, 32))) { in LowerUDIVREM64()
1735 if (DAG.MaskedValueIsZero(Num, APInt::getHighBitsSet(32, 8)) && in LowerUDIVREM()
1736 DAG.MaskedValueIsZero(Den, APInt::getHighBitsSet(32, 8))) { in LowerUDIVREM()
DSIISelLowering.cpp1639 if (DAG.MaskedValueIsZero(Src, APInt::getHighBitsSet(32, 24))) { in performUCharToFloatCombine()
/external/llvm/include/llvm/CodeGen/
DSelectionDAG.h1181 bool MaskedValueIsZero(SDValue Op, const APInt &Mask, unsigned Depth = 0)
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp9480 if (!DAG.MaskedValueIsZero(N->getOperand(0), in DAGCombineTruncBoolExt()
9482 !DAG.MaskedValueIsZero(N->getOperand(1), in DAGCombineTruncBoolExt()
9868 !DAG.MaskedValueIsZero(Inputs[i].getOperand(0), in DAGCombineExtBoolTrunc()
10440 if (DAG.MaskedValueIsZero( in PerformDAGCombine()
DPPCISelDAGToDAG.cpp3170 if (!CurDAG->MaskedValueIsZero(Op0, in combineToCMPB()
/external/llvm/lib/Target/X86/
DX86InstrCompiler.td1233 return CurDAG->MaskedValueIsZero(N->getOperand(0), CN->getAPIntValue());
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp9026 if (DAG.MaskedValueIsZero(N1, MaskC->getAPIntValue()) && in PerformORCombine()
10297 DAG.MaskedValueIsZero(N0.getOperand(0), in PerformShiftCombine()

12