Home
last modified time | relevance | path

Searched refs:OPCODE_IS_ZERO_INT (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/gallium/drivers/radeon/
DR600InstrInfo.cpp408 case OPCODE_IS_ZERO_INT: in ReverseBranchCondition()
412 MO.setImm(OPCODE_IS_ZERO_INT); in ReverseBranchCondition()
DAMDGPUInstrInfo.h28 #define OPCODE_IS_ZERO_INT 0x00000045 macro
DR600ISelLowering.cpp224 .addImm(OPCODE_IS_ZERO_INT) in EmitInstrWithCustomInserter()
DAMDILCFGStructurizer.cpp1673 case OPCODE_IS_ZERO_INT: in reversePredicateSetter()
1677 static_cast<MachineInstr *>(I)->getOperand(2).setImm(OPCODE_IS_ZERO_INT); in reversePredicateSetter()
/external/llvm/lib/Target/AMDGPU/
DAMDGPUInstrInfo.h28 #define OPCODE_IS_ZERO_INT AMDGPU::PRED_SETE_INT macro
DR600InstrInfo.cpp959 case OPCODE_IS_ZERO_INT: in ReverseBranchCondition()
963 MO.setImm(OPCODE_IS_ZERO_INT); in ReverseBranchCondition()
DAMDILCFGStructurizer.cpp448 case OPCODE_IS_ZERO_INT: in reversePredicateSetter()
454 .setImm(OPCODE_IS_ZERO_INT); in reversePredicateSetter()