Searched refs:SrcReg1 (Results 1 – 4 of 4) sorted by relevance
/external/llvm/lib/Target/PowerPC/ |
D | PPCFastISel.cpp | 859 unsigned SrcReg1 = getRegForValue(SrcValue1); in PPCEmitCmp() local 860 if (SrcReg1 == 0) in PPCEmitCmp() 872 if (!PPCEmitIntExt(SrcVT, SrcReg1, MVT::i32, ExtReg, IsZExt)) in PPCEmitCmp() 874 SrcReg1 = ExtReg; in PPCEmitCmp() 886 .addReg(SrcReg1).addReg(SrcReg2); in PPCEmitCmp() 889 .addReg(SrcReg1).addImm(Imm); in PPCEmitCmp() 1192 unsigned SrcReg1 = getRegForValue(I->getOperand(0)); in SelectBinaryIntOp() local 1193 if (SrcReg1 == 0) return false; in SelectBinaryIntOp() 1206 MRI.setRegClass(SrcReg1, &PPC::GPRC_and_GPRC_NOR0RegClass); in SelectBinaryIntOp() 1210 MRI.setRegClass(SrcReg1, &PPC::G8RC_and_G8RC_NOX0RegClass); in SelectBinaryIntOp() [all …]
|
/external/llvm/lib/Target/ARM/ |
D | ARMFastISel.cpp | 1431 unsigned SrcReg1 = getRegForValue(Src1Value); in ARMEmitCmp() local 1432 if (SrcReg1 == 0) return false; in ARMEmitCmp() 1442 SrcReg1 = ARMEmitIntExt(SrcVT, SrcReg1, MVT::i32, isZExt); in ARMEmitCmp() 1443 if (SrcReg1 == 0) return false; in ARMEmitCmp() 1451 SrcReg1 = constrainOperandRegClass(II, SrcReg1, 0); in ARMEmitCmp() 1455 .addReg(SrcReg1).addReg(SrcReg2)); in ARMEmitCmp() 1459 .addReg(SrcReg1); in ARMEmitCmp() 1767 unsigned SrcReg1 = getRegForValue(I->getOperand(0)); in SelectBinaryIntOp() local 1768 if (SrcReg1 == 0) return false; in SelectBinaryIntOp() 1776 SrcReg1 = constrainOperandRegClass(TII.get(Opc), SrcReg1, 1); in SelectBinaryIntOp() [all …]
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.cpp | 2626 unsigned SrcReg1 = MUL->getOperand(2).getReg(); in genMadd() local 2635 if (TargetRegisterInfo::isVirtualRegister(SrcReg1)) in genMadd() 2636 MRI.constrainRegClass(SrcReg1, RC); in genMadd() 2643 .addReg(SrcReg1, getKillRegState(Src1IsKill)) in genMadd() 2676 unsigned SrcReg1 = MUL->getOperand(2).getReg(); in genMaddR() local 2683 if (TargetRegisterInfo::isVirtualRegister(SrcReg1)) in genMaddR() 2684 MRI.constrainRegClass(SrcReg1, RC); in genMaddR() 2691 .addReg(SrcReg1, getKillRegState(Src1IsKill)) in genMaddR()
|
/external/mesa3d/src/gallium/drivers/r300/compiler/ |
D | radeon_program_alu.c | 63 struct rc_src_register SrcReg0, struct rc_src_register SrcReg1) in emit2() argument 74 fpi->U.I.SrcReg[1] = SrcReg1; in emit2() 82 struct rc_src_register SrcReg0, struct rc_src_register SrcReg1, in emit3() argument 94 fpi->U.I.SrcReg[1] = SrcReg1; in emit3()
|