Home
last modified time | relevance | path

Searched refs:VMOVDRR (Results 1 – 8 of 8) sorted by relevance

/external/llvm/lib/Target/ARM/
DARMInstrVFP.td21 def arm_fmdrr : SDNode<"ARMISD::VMOVDRR", SDT_VMOVDRR>;
825 // Bitcast i32 -> f32. NEON prefers to use VMOVDRR.
902 def VMOVDRR : AVConv5I<0b11000100, 0b1011,
932 (VMOVDRR GPR:$Rl, (BFC GPR:$Rh, (i32 0x7FFFFFFF)))>,
935 (VMOVDRR GPR:$Rl, (t2BFC GPR:$Rh, (i32 0x7FFFFFFF)))>,
938 (VMOVDRR GPR:$Rl, (EORri GPR:$Rh, (i32 0x80000000)))>,
941 (VMOVDRR GPR:$Rl, (t2EORri GPR:$Rh, (i32 0x80000000)))>,
1878 (VMOVDRR DPR:$Dn, GPR:$Rt, GPR:$Rt2, pred:$p)>;
DARMISelLowering.h76 VMOVDRR, // Two gprs to double. enumerator
DARMISelLowering.cpp1136 case ARMISD::VMOVDRR: return "ARMISD::VMOVDRR"; in getTargetNodeName()
1465 Val = DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Lo, Hi); in LowerCallResult()
1482 Val = DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Lo, Hi); in LowerCallResult()
2970 return DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, ArgValue, ArgValue2); in GetF64FormalArgument()
3587 return DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Low, High); in getCMOV()
3987 Tmp0.getOpcode() == ARMISD::VMOVDRR; in LowerFCOPYSIGN()
4058 return DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Lo, Hi); in LowerFCOPYSIGN()
4216 DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Lo, Hi)); in ExpandBITCAST()
9206 if (InDouble.getOpcode() == ARMISD::VMOVDRR && !Subtarget->isFPOnlySP()) in PerformVMOVRRDCombine()
9919 if (StVal.getNode()->getOpcode() == ARMISD::VMOVDRR && in PerformSTORECombine()
[all …]
DARMScheduleSwift.td629 def : InstRW<[SwiftWriteP2FourCycle], (instregex "VMOVDRR$")>;
DARMFastISel.cpp2046 TII.get(ARM::VMOVDRR), ResultReg) in FinishCall()
DARMInstrNEON.td5995 // NEONvdup patterns for uarchs with slow VDUP.32 - use VMOVDRR instead.
5996 def : Pat<(v2i32 (NEONvdup (i32 GPR:$R))), (VMOVDRR GPR:$R, GPR:$R)>,
5998 def : Pat<(v2f32 (NEONvdup (f32 (bitconvert GPR:$R)))), (VMOVDRR GPR:$R, GPR:$R)>,
6699 // Prefer VMOVDRR for i32 -> f32 bitcasts, it can write all DPR registers.
6701 (EXTRACT_SUBREG (VMOVDRR GPR:$a, GPR:$a), ssub_0)>,
DARMBaseInstrInfo.cpp4571 case ARM::VMOVDRR: in getRegSequenceLikeInputs()
DARMInstrInfo.td312 // Cortex-A9 prefers VMOVSR to VMOVDRR even when using NEON for scalar FP, as