Home
last modified time | relevance | path

Searched refs:fminnm (Results 1 – 25 of 29) sorted by relevance

12

/external/llvm/test/CodeGen/AArch64/
Darm64-vminmaxnm.ll25 ; CHECK: fminnm.2s v0, v0, v1
27 …%vminnm2.i = tail call <2 x float> @llvm.aarch64.neon.fminnm.v2f32(<2 x float> %a, <2 x float> %b)…
32 ; CHECK: fminnm.4s v0, v0, v1
34 …%vminnm2.i = tail call <4 x float> @llvm.aarch64.neon.fminnm.v4f32(<4 x float> %a, <4 x float> %b)…
39 ; CHECK: fminnm.2d v0, v0, v1
41 …%vminnm2.i = tail call <2 x double> @llvm.aarch64.neon.fminnm.v2f64(<2 x double> %a, <2 x double> …
53 ; CHECK: fminnm d0, d0, d1
55 %vmaxnm2.i = tail call double @llvm.aarch64.neon.fminnm.f64(double %a, double %b) nounwind
59 declare <2 x double> @llvm.aarch64.neon.fminnm.v2f64(<2 x double>, <2 x double>) nounwind readnone
60 declare <4 x float> @llvm.aarch64.neon.fminnm.v4f32(<4 x float>, <4 x float>) nounwind readnone
[all …]
Darm64-fmax-safe.ll24 ; must become fminnm, not fmin.
32 ; CHECK: fminnm s
Darm64-neon-add-sub.ll212 ; CHECK: fminnm d{{[0-9]+}}, d{{[0-9]+}}, d{{[0-9]+}}
213 %1 = tail call <1 x double> @llvm.aarch64.neon.fminnm.v1f64(<1 x double> %a, <1 x double> %b)
232 declare <1 x double> @llvm.aarch64.neon.fminnm.v1f64(<1 x double>, <1 x double>)
Df16-instructions.ll676 ; CHECK-NEXT: fminnm s0, s0, s1
/external/llvm/test/MC/AArch64/
Dneon-max-min.s115 fminnm v10.4h, v15.4h, v22.4h
116 fminnm v10.8h, v15.8h, v22.8h
117 fminnm v10.2s, v15.2s, v22.2s
118 fminnm v3.4s, v5.4s, v6.4s
119 fminnm v17.2d, v13.2d, v2.2d
Darm64-fp-encoding.s71 fminnm h1, h2, h3
72 fminnm s1, s2, s3
73 fminnm d1, d2, d3 define
80 ; FP16: fminnm h1, h2, h3 ; encoding: [0x41,0x78,0xe3,0x1e]
82 ; NO-FP16-NEXT: fminnm h1, h2, h3
83 ; CHECK: fminnm s1, s2, s3 ; encoding: [0x41,0x78,0x23,0x1e]
84 ; CHECK: fminnm d1, d2, d3 ; encoding: [0x41,0x78,0x63,0x1e]
Dfullfp16-neon-neg.s204 fminnm v10.4h, v15.4h, v22.4h
206 fminnm v10.8h, v15.8h, v22.8h
Darm64-advsimd.s322 fminnm.2s v0, v0, v0
392 ; CHECK: fminnm.2s v0, v0, v0 ; encoding: [0x00,0xc4,0xa0,0x0e]
457 fminnm.4h v0, v0, v0
482 ; CHECK: fminnm.4h v0, v0, v0 ; encoding: [0x00,0x04,0xc0,0x0e]
507 fminnm.8h v0, v0, v0
532 ; CHECK: fminnm.8h v0, v0, v0 ; encoding: [0x00,0x04,0xc0,0x4e]
Dneon-diagnostics.s1117 fminnm v0.4s, v1.2s, v2.4s
1118 fminnm v0.16b, v0.16b, v0.16b
Dbasic-a64-instructions.s1897 fminnm s19, s20, s21
1916 fminnm d19, d20, d21
/external/llvm/test/MC/Disassembler/AArch64/
Darm64-scalar-fp.txt64 # FP16: fminnm h1, h2, h3
65 # CHECK: fminnm s1, s2, s3
66 # CHECK: fminnm d1, d2, d3
Dneon-instructions.txt556 # CHECK: fminnm v2.2s, v8.2s, v25.2s
557 # CHECK: fminnm v9.4s, v8.4s, v5.4s
558 # CHECK: fminnm v11.2d, v10.2d, v7.2d
Dbasic-a64-instructions.txt1463 # CHECK: fminnm s19, s20, s21
1483 # CHECK: fminnm d19, d20, d21
/external/vixl/doc/
Dchangelog.md92 + Added support for `fmadd`, `fnmadd`, `fnmsub`, `fminnm`, `fmaxnm`,
Dsupported-instructions.md2162 void fminnm(const VRegister& vd, const VRegister& fn, const VRegister& vm)
/external/vixl/src/vixl/a64/
Dsimulator-a64.h2206 V(fminnm, FPMinNM, false)
2226 V(fminnmp, fminnm, FPMinNM)
Dsimulator-a64.cc2234 case FMINNM_d: fminnm(vform, rd, rn, rm); break; in VisitFPDataProcessing2Source()
2598 case NEON_FMINNM: fminnm(vf, rd, rn, rm); break; in VisitNEON3Same()
Dmacro-assembler-a64.h1308 fminnm(vd, vn, vm); in Fminnm()
Dassembler-a64.h2086 void fminnm(const VRegister& vd, const VRegister& fn, const VRegister& vm);
/external/v8/test/cctest/
Dtest-disasm-arm64.cc1436 COMPARE(fminnm(s5, s6, s7), "fminnm s5, s6, s7"); in TEST_()
1437 COMPARE(fminnm(d8, d9, d10), "fminnm d8, d9, d10"); in TEST_()
/external/v8/src/arm64/
Dmacro-assembler-arm64-inl.h700 fminnm(fd, fn, fm); in Fminnm()
Dassembler-arm64.h1529 void fminnm(const FPRegister& fd, const FPRegister& fn, const FPRegister& fm);
Dassembler-arm64.cc1860 void Assembler::fminnm(const FPRegister& fd, in fminnm() function in v8::internal::Assembler
/external/vixl/test/
Dtest-simulator-a64.cc2511 DEFINE_TEST_FP(fminnm, 2Op, Basic)
3743 DEFINE_TEST_NEON_3SAME_FP(fminnm, Basic)
/external/valgrind/none/tests/arm64/
Dfp_and_simd.stdout.exp26500 fminnm d2, d11, d29 f2235b39c75274fc3d3222dab8ad35f2 18d2a575c72719bb22f85a1f7ecbe283 f773718f4…
26501 fminnm s2, s11, s29 48c08e869f80f75a0a51e21ce5947c64 418395090d1a1fa5bee485645c9a6367 2bb56d5e9…
26511 fminnm v2.2d, v23.2d, v11.2d 83f69dad55db7b15d6613ee7b3bb3711 1dac23e56b34f2f5151331ce9977ba7f …
26512 fminnm v2.4s, v23.4s, v11.4s 8c79e199f546a020ca129d80f2c5c661 a4bb15f6746d5c7b22298e692490e54e …
26514 fminnm v2.2s, v23.2s, v11.2s 4bc8487f542538e55436688f3b90f004 ee5ccd31c25739837b35fe7df321dd69 …

12