/external/llvm/test/CodeGen/AArch64/ |
D | round-conv.ll | 5 ; CHECK-NOT: frintx {{s[0-9]+}}, s0 15 ; CHECK-NOT: frintx {{s[0-9]+}}, s0 25 ; CHECK-NOT: frintx {{d[0-9]+}}, d0 35 ; CHECK-NOT: frintx {{d[0-9]+}}, d0 45 ; CHECK-NOT: frintx {{s[0-9]+}}, s0 55 ; CHECK-NOT: frintx {{s[0-9]+}}, s0 65 ; CHECK-NOT: frintx {{d[0-9]+}}, d0 75 ; CHECK-NOT: frintx {{d[0-9]+}}, d0 85 ; CHECK-NOT: frintx {{s[0-9]+}}, s0 95 ; CHECK-NOT: frintx {{s[0-9]+}}, s0 [all …]
|
D | arm64-rounding.ll | 5 ; CHECK-NOT: frintx 16 ; CHECK-NOT: frintx 47 ; CHECK-NOT: frintx 58 ; CHECK-NOT: frintx 68 ; CHECK: frintx 78 ; CHECK: frintx 89 ; CHECK-NOT: frintx 100 ; CHECK-NOT: frintx 111 ; CHECK-NOT: frintx 122 ; CHECK-NOT: frintx [all …]
|
D | floatdp_1source.ll | 58 ; CHECK: frintx {{s[0-9]+}}, {{s[0-9]+}} 97 ; CHECK: frintx {{d[0-9]+}}, {{d[0-9]+}}
|
D | arm64-vfloatintrinsics.ll | 98 ; CHECK: frintx.2s 222 ; CHECK: frintx.4s 346 ; CHECK: frintx.2d
|
D | arm64-vcvt.ll | 464 ;CHECK: frintx.2s v0, v0 473 ;CHECK: frintx.4s v0, v0 482 ;CHECK: frintx.2d v0, v0
|
D | f16-instructions.ll | 779 ; CHECK-NEXT: frintx s0, s0
|
/external/llvm/test/MC/AArch64/ |
D | neon-simd-misc.s | 509 frintx v4.4h, v0.4h 510 frintx v6.8h, v8.8h 511 frintx v6.4s, v8.4s 512 frintx v6.2d, v8.2d 513 frintx v4.2s, v0.2s
|
D | fullfp16-neon-neg.s | 14 frintx.4h v0, v0 38 frintx.8h v0, v0 318 frintx v4.4h, v0.4h 320 frintx v6.8h, v8.8h
|
D | arm64-fp-encoding.s | 672 frintx h1, h2 673 frintx s1, s2 674 frintx d1, d2 define 676 ; FP16: frintx h1, h2 ; encoding: [0x41,0x40,0xe7,0x1e] 678 ; NO-FP16-NEXT: frintx h1, h2 679 ; CHECK: frintx s1, s2 ; encoding: [0x41,0x40,0x27,0x1e] 680 ; CHECK: frintx d1, d2 ; encoding: [0x41,0x40,0x67,0x1e]
|
D | arm64-advsimd.s | 578 frintx.2s v0, v0 628 ; CHECK: frintx.2s v0, v0 ; encoding: [0x00,0x98,0x21,0x2e] 675 frintx.4h v0, v0 688 ; CHECK: frintx.4h v0, v0 ; encoding: [0x00,0x98,0x79,0x2e] 701 frintx.8h v0, v0 714 ; CHECK: frintx.8h v0, v0 ; encoding: [0x00,0x98,0x79,0x6e]
|
D | neon-diagnostics.s | 5876 frintx v0.16b, v31.16b 5877 frintx v2.8h, v4.8h 5878 frintx v1.8b, v9.8b 5879 frintx v13.4h, v21.4h
|
D | basic-a64-instructions.s | 1838 frintx s22, s23 1865 frintx d22, d23
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-scalar-fp.txt | 301 # FP16: frintx h1, h2 302 # CHECK: frintx s1, s2 303 # CHECK: frintx d1, d2
|
D | basic-a64-instructions.txt | 1404 # CHECK: frintx s22, s23 1431 # CHECK: frintx d22, d23
|
D | arm64-advsimd.txt | 1570 # CHECK: frintx.2s v0, v0
|
/external/valgrind/docs/internals/ |
D | MERGE_3_10_1.txt | 88 //339926 Unhandled instruction 0x1E674001 (frintx) on aarm64
|
/external/vixl/test/ |
D | test-simulator-a64.cc | 2525 DEFINE_TEST_FP(frintx, 1Op, Conversions) 3979 DEFINE_TEST_NEON_2SAME_FP(frintx, Conversions) in DEFINE_TEST_NEON_2DIFF_FP_SCALAR_SD()
|
D | test-disasm-a64.cc | 2303 COMPARE(frintx(s10, s11), "frintx s10, s11"); in TEST() 2304 COMPARE(frintx(s31, s30), "frintx s31, s30"); in TEST() 2305 COMPARE(frintx(d12, d13), "frintx d12, d13"); in TEST() 2306 COMPARE(frintx(d31, d30), "frintx d31, d30"); in TEST()
|
/external/vixl/src/vixl/a64/ |
D | macro-assembler-a64.h | 2284 V(frintx, Frintx) \
|
D | assembler-a64.h | 2113 void frintx(const VRegister& vd, const VRegister& vn);
|
D | assembler-a64.cc | 3024 V(frintx, NEON_FRINTX, FRINTX) \
|
/external/valgrind/none/tests/arm64/ |
D | fp_and_simd.stdout.exp | 26642 frintx d22, d23 4c111b606635a516a1fde031ec9149ac 248a1c48935a43ef7f2b230fc5bee566 0000000000000… 26643 frintx s22, s23 a403f1397c09a98e5c92f8d11e01f015 db24be0c9a4269adccc692e5594b142c 0000000000000… 26661 frintx v2.2d, v11.2d 7c938d7b590dfcad3fcdb4c9999739a5 3ce494a1ce57bbd702e2c2125484f689 00000000… 26662 frintx v2.4s, v11.4s d4b13519d857437d906598e26441a171 4e9c7b8f9987f1510be55ba698d67298 4e9c7b8f… 26663 frintx v2.2s, v11.2s f72c21cf2cf04988211e143a37bedb5d c3a97fcf517f3dbfea0164b0fd72187f 00000000…
|
/external/vixl/doc/ |
D | supported-instructions.md | 2448 void frintx(const VRegister& vd, const VRegister& vn)
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.td | 2519 defm FRINTX : SingleOperandFPData<0b1110, "frintx", frint>; 2758 defm FRINTX : SIMDTwoVectorFP<1, 0, 0b11001, "frintx", frint>;
|
/external/valgrind/ |
D | NEWS | 483 339926 Unhandled instruction 0x1E674001 (frintx) on aarm64
|