Home
last modified time | relevance | path

Searched refs:MUL (Results 1 – 25 of 38) sorted by relevance

12

/toolchain/binutils/binutils-2.25/include/opcode/
Dm88k.h315 #define MUL TBND + 1 macro
316 #define DIV MUL +2
317 #define DIVU MUL +3
318 #define MASK MUL +4
319 #define FF0 MUL +5
320 #define FF1 MUL +6
321 #define CLR MUL +7
322 #define SET MUL +8
323 #define EXT MUL +9
324 #define EXTU MUL +10
[all …]
Dnios2r1.h397 #define MATCH_R1_MUL MATCH_R1_OPX0 (MUL)
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/metag/
Dmetadsp21-invalid.s5 DP MUL D0Re0, D0Ar6, D0Ar4
6 DN MUL D0Re0, D0Re0, [D0AR.0+D0ARI.1++]
7 DZ MUL [D0BW.1], D0Re0, [D0AR.0+D0ARI.1++]
Dmetafpu21ext.s79 FD MUL FX.0,FX.2,FX.4
80 F MUL FX.3,FX.1,FX.0
81 FL MUL FX.6,FX.4,FX.2
82 FDI MUL FX.0,FX.2,FX.4
83 FI MUL FX.3,FX.1,FX.0
84 FLI MUL FX.6,FX.4,FX.2
Dmetafpu21ext.d87 .*: f1008920 FD MUL FX\.0,FX\.2,FX\.4
88 .*: f1184100 F MUL FX\.3,FX\.1,FX\.0
89 .*: f1310540 FL MUL FX\.6,FX\.4,FX\.2
90 .*: f10089a0 FDI MUL FX\.0,FX\.2,FX\.4
91 .*: f1184180 FI MUL FX\.3,FX\.1,FX\.0
92 .*: f13105c0 FLI MUL FX\.6,FX\.4,FX\.2
Dmetacore21ext.s2 MUL D0Re0,D0Ar6,D0Ar2
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/
Dthumb2_mul-bad.l6 [^:]*:17: Error: Thumb-2 MUL must not set flags -- `muls.w r0,r0,r1'
8 [^:]*:20: Error: Thumb-2 MUL must not set flags -- `muls r0,r8,r0'
Dthumb2_bad_reg.s230 @ MUL
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/mmix/
Dlist-insns.s35 MUL $122,$203,44
36 MUL $102,$30,$40
Dreg3-op.s3 Main MUL X,Y,Z
Dreg3-op.l6 3 0000 18170C43 Main MUL X,Y,Z
Dlist-insns.l38 35 0070 197ACB2C MUL \$122,\$203,44
39 36 0074 18661E28 MUL \$102,\$30,\$40
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/d30v/
Dmul.s2 # IU: MUL, MAC, MACS, MSUB, MSUBS (a)
/toolchain/binutils/binutils-2.25/gas/config/
Drx-parse.y157 %token MACHI MACLO MAX MIN MOV MOVU MUL MULHI MULLO MULU MVFACHI MVFACMI MVFACLO
354 | MUL '#' EXPR ',' REG
788 | MUL { sub_op = 3; } op_subadd
1049 OPC(MUL),
/toolchain/binutils/binutils-2.25/opcodes/
Dm88k-dis.c124 …{0xf4006c00,"mulu ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {1,4,PINT,MUL, 0,1,1,1,0,0,…
140 …{0x6c000000,"mulu ",{21,5,REG} ,{16,5,REG} ,{0,16,HEX}, {4,1,PINT,MUL, i16bit,1,0,1,0…
Drx-decode.opc599 /* MUL */
Dnds32-asm.c384 {"mul", "=rt,%ra,%rb", ALU2 (MUL), 4, ATTR_ALL, 0, NULL, 0, NULL},
DChangeLog-2009538 * rx-decode.opc (decode_opcode): Fix flags for MUL, SUNTIL, and SWHILE.
/toolchain/binutils/binutils-2.25/gas/doc/
Dc-pdp11.texi89 @code{MARK}, @code{MUL}, @code{RTT}, @code{SOB} @code{SXT}, and
/toolchain/binutils/binutils-2.25/cpu/
Dmt.cpu275 (ADD ADDU SUB SUBU MUL - - -
659 (dni mul "MUL DstReg, SrcReg1, SrcReg2"
Dmep-core.cpu885 ADVCK MUL MULR DIV)
2132 (dnci mul "multiply" (OPTIONAL_MUL_INSN (STALL MUL))
2145 (dnci mulu "multiply unsigned" (OPTIONAL_MUL_INSN (STALL MUL))
2188 (dnci madd "multiply accumulate" (OPTIONAL_MUL_INSN (STALL MUL))
2202 (dnci maddu "multiply accumulate unsigned" (OPTIONAL_MUL_INSN (STALL MUL))
Dlm32.cpu246 ("MUL" 34)
Dor1korbis.cpu249 ("MUL" #x6)
Depiphany.cpu331 (ADD SUB MUL MADD MSUB FLOAT FIX FABS))
/toolchain/binutils/binutils-2.25/gas/
DChangeLog-20092668 of MUL when possible.

12