Searched refs:i8 (Results 1 – 5 of 5) sorted by relevance
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/ |
D | neon-cov.s | 87 regs2i_1 \op \opq \imm .i8 131 logic_imm_1 \op \opq 0x00 .i8 154 logic_imm_1 \op \opq 0xff .i8 175 regs3_1 \op \opq .i8 207 regs2i_1 \op \opq 0 .i8 243 regs3_1 \op \opq .i8 260 dregs3_1 \op .i8 271 regs3_1 \op \opq .i8 292 regs3_1 \op \opq .i8 399 regl3_1 vshll 8 .i8 [all …]
|
D | neon-cov.d | 641 0[0-9a-f]+ <[^>]+> f3000850 vceq\.i8 q0, q0, q0 642 0[0-9a-f]+ <[^>]+> f3000850 vceq\.i8 q0, q0, q0 643 0[0-9a-f]+ <[^>]+> f3000810 vceq\.i8 d0, d0, d0 707 0[0-9a-f]+ <[^>]+> f3b10140 vceq\.i8 q0, q0, #0 708 0[0-9a-f]+ <[^>]+> f3b10140 vceq\.i8 q0, q0, #0 709 0[0-9a-f]+ <[^>]+> f3b10100 vceq\.i8 d0, d0, #0 739 0[0-9a-f]+ <[^>]+> f2000940 vmla\.i8 q0, q0, q0 740 0[0-9a-f]+ <[^>]+> f2000940 vmla\.i8 q0, q0, q0 741 0[0-9a-f]+ <[^>]+> f2000900 vmla\.i8 d0, d0, d0 772 0[0-9a-f]+ <[^>]+> f3000940 vmls\.i8 q0, q0, q0 [all …]
|
/toolchain/binutils/binutils-2.25/opcodes/ |
D | arm-dis.c | 4129 unsigned int i8 = (given & 0x000000ff); in print_insn_thumb32() local 4144 unsigned int Rm = (i8 & 0x0f); in print_insn_thumb32() 4145 unsigned int sh = (i8 & 0x30) >> 4; in print_insn_thumb32() 4156 offset = i8; in print_insn_thumb32() 4160 offset = -i8; in print_insn_thumb32() 4164 offset = i8; in print_insn_thumb32() 4169 offset = -i8; in print_insn_thumb32() 4174 offset = i8; in print_insn_thumb32() 4179 offset = -i8; in print_insn_thumb32()
|
/toolchain/binutils/binutils-2.25/cpu/ |
D | fr30.cpu | 169 (dnf f-i8 "8 bit unsigned" () 4 8) 437 (dnop i8 "8 bit unsigned immediate" (HASH-PREFIX) h-uint f-i8) 973 "ldi:8 $i8,$Ri" 974 (+ OP1_C i8 Ri) 975 (set Ri i8) 982 "ldi8 $i8,$Ri" 983 (emit ldi8 i8 Ri)
|
/toolchain/binutils/binutils-2.25/include/opcode/ |
D | ChangeLog | 1901 i5, i8, i12.
|