Home
last modified time | relevance | path

Searched refs:InputArg (Results 1 – 25 of 46) sorted by relevance

12

/external/clang/lib/Driver/
DInputInfo.h32 InputArg, enumerator
38 const llvm::opt::Arg *InputArg; member
55 : Kind(InputArg), Type(_Type), BaseInput(_BaseInput) { in InputInfo()
56 Data.InputArg = _InputArg; in InputInfo()
61 bool isInputArg() const { return Kind == InputArg; } in isInputArg()
71 return *Data.InputArg; in getInputArg()
DDriver.cpp1241 Arg *InputArg = MakeInputArg(Args, Opts, A->getValue()); in BuildInputs() local
1242 Inputs.push_back(std::make_pair(types::TY_C, InputArg)); in BuildInputs()
1248 Arg *InputArg = MakeInputArg(Args, Opts, A->getValue()); in BuildInputs() local
1249 Inputs.push_back(std::make_pair(types::TY_CXX, InputArg)); in BuildInputs()
1287 buildCudaActions(Compilation &C, DerivedArgList &Args, const Arg *InputArg, in buildCudaActions() argument
1316 CudaDeviceInputs.push_back(std::make_pair(types::TY_CUDA_DEVICE, InputArg)); in buildCudaActions()
1436 const Arg *InputArg = I.second; in BuildActions() local
1446 InputArg->claim(); in BuildActions()
1456 << InputArg->getAsString(Args) << getPhaseName(InitialPhase); in BuildActions()
1463 << InputArg->getAsString(Args) << !!FinalPhaseArg in BuildActions()
[all …]
/external/llvm/lib/Target/Mips/
DMipsCCState.h33 void PreAnalyzeCallResultForF128(const SmallVectorImpl<ISD::InputArg> &Ins,
50 PreAnalyzeFormalArgumentsForF128(const SmallVectorImpl<ISD::InputArg> &Ins);
93 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
101 void AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeCallResult()
DMipsCCState.cpp75 const SmallVectorImpl<ISD::InputArg> &Ins, in PreAnalyzeCallResultForF128()
115 const SmallVectorImpl<ISD::InputArg> &Ins) { in PreAnalyzeFormalArgumentsForF128()
DMipsISelLowering.h420 const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl,
484 const SmallVectorImpl<ISD::InputArg> &Ins,
/external/llvm/lib/Target/MSP430/
DMSP430ISelLowering.h135 const SmallVectorImpl<ISD::InputArg> &Ins,
142 const SmallVectorImpl<ISD::InputArg> &Ins,
149 const SmallVectorImpl<ISD::InputArg> &Ins,
156 const SmallVectorImpl<ISD::InputArg> &Ins,
DMSP430ISelLowering.cpp270 const SmallVectorImpl<ISD::InputArg> &Ins) { in AnalyzeVarArgs()
345 const SmallVectorImpl<ISD::InputArg> &Ins) { in AnalyzeRetResult()
369 const SmallVectorImpl<ISD::InputArg> in LowerFormalArguments()
396 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; in LowerCall()
425 const SmallVectorImpl<ISD::InputArg> in LowerCCCArguments()
580 const SmallVectorImpl<ISD::InputArg> &Ins, in LowerCCCCallTo()
714 const SmallVectorImpl<ISD::InputArg> &Ins, in LowerCallResult()
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.h709 const SmallVectorImpl<ISD::InputArg> &Ins,
765 const SmallVectorImpl<ISD::InputArg> &Ins,
776 const SmallVectorImpl<ISD::InputArg> &Ins,
783 const SmallVectorImpl<ISD::InputArg> &Ins,
811 const SmallVectorImpl<ISD::InputArg> &Ins,
817 const SmallVectorImpl<ISD::InputArg> &Ins,
823 const SmallVectorImpl<ISD::InputArg> &Ins,
838 const SmallVectorImpl<ISD::InputArg> &Ins,
848 const SmallVectorImpl<ISD::InputArg> &Ins,
857 const SmallVectorImpl<ISD::InputArg> &Ins,
/external/llvm/include/llvm/Target/
DTargetCallingConv.h130 struct InputArg { struct
146 InputArg() : VT(MVT::Other), Used(false) {} in InputArg() argument
147 InputArg(ArgFlagsTy flags, EVT vt, EVT argvt, bool used, in InputArg() function
/external/llvm/lib/Target/BPF/
DBPFISelLowering.h57 const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc DL,
68 const SmallVectorImpl<ISD::InputArg> &Ins,
/external/llvm/lib/Target/Sparc/
DSparcISelLowering.h114 const SmallVectorImpl<ISD::InputArg> &Ins,
120 const SmallVectorImpl<ISD::InputArg> &Ins,
126 const SmallVectorImpl<ISD::InputArg> &Ins,
/external/llvm/lib/Target/XCore/
DXCoreISelLowering.h150 const SmallVectorImpl<ISD::InputArg> &Ins,
158 const SmallVectorImpl<ISD::InputArg> &Ins,
212 const SmallVectorImpl<ISD::InputArg> &Ins,
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.h112 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG& DAG) const;
134 bool isVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl,
144 const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl,
/external/llvm/lib/Target/AMDGPU/
DAMDGPUISelLowering.h108 const SmallVectorImpl<ISD::InputArg> &Ins,
109 SmallVectorImpl<ISD::InputArg> &OrigIns) const;
111 const SmallVectorImpl<ISD::InputArg> &Ins) const;
DR600ISelLowering.h38 const SmallVectorImpl<ISD::InputArg> &Ins,
DSIISelLowering.h94 const SmallVectorImpl<ISD::InputArg> &Ins,
/external/llvm/lib/CodeGen/
DCallingConvLower.cpp70 CCState::AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
157 void CCState::AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeCallResult()
/external/llvm/lib/Target/SystemZ/
DSystemZCallingConv.h44 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
/external/llvm/lib/Target/X86/
DX86ISelLowering.h966 const SmallVectorImpl<ISD::InputArg> &Ins,
971 const SmallVectorImpl<ISD::InputArg> &ArgInfo,
992 const SmallVectorImpl<ISD::InputArg> &Ins,
1053 const SmallVectorImpl<ISD::InputArg> &Ins,
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.h410 const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc DL,
419 const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc DL,
430 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG &DAG) const;
/external/llvm/include/llvm/CodeGen/
DCallingConvLower.h295 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins,
322 void AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins,
/external/llvm/lib/Target/ARM/
DARMISelLowering.h576 const SmallVectorImpl<ISD::InputArg> &Ins,
584 const SmallVectorImpl<ISD::InputArg> &Ins,
618 const SmallVectorImpl<ISD::InputArg> &Ins,
/external/llvm/lib/Target/WebAssembly/
DWebAssemblyISelLowering.h72 const SmallVectorImpl<ISD::InputArg> &Ins,
DWebAssemblyISelLowering.cpp342 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; in LowerCall()
500 const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc DL, SelectionDAG &DAG, in LowerFormalArguments()
511 for (const ISD::InputArg &In : Ins) { in LowerFormalArguments()
/external/mesa3d/src/gallium/drivers/radeon/
DAMDGPUISelLowering.h46 const SmallVectorImpl<ISD::InputArg> &Ins,

12