Home
last modified time | relevance | path

Searched refs:ATOMIC_LOAD_ADD (Results 1 – 25 of 25) sorted by relevance

/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DISDOpcodes.h621 ATOMIC_LOAD_ADD, enumerator
DSelectionDAGNodes.h969 N->getOpcode() == ISD::ATOMIC_LOAD_ADD ||
1054 N->getOpcode() == ISD::ATOMIC_LOAD_ADD ||
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h728 ATOMIC_LOAD_ADD, enumerator
DSelectionDAGNodes.h1103 N->getOpcode() == ISD::ATOMIC_LOAD_ADD ||
1184 N->getOpcode() == ISD::ATOMIC_LOAD_ADD ||
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp67 case ISD::ATOMIC_LOAD_ADD: return "AtomicLoadAdd"; in getOperationName()
DLegalizeIntegerTypes.cpp142 case ISD::ATOMIC_LOAD_ADD: in PromoteIntegerResult()
1337 case ISD::ATOMIC_LOAD_ADD: in ExpandIntegerResult()
DSelectionDAG.cpp466 case ISD::ATOMIC_LOAD_ADD: in AddNodeIDCustom()
4908 assert((Opcode == ISD::ATOMIC_LOAD_ADD || in getAtomic()
DLegalizeDAG.cpp3767 case ISD::ATOMIC_LOAD_ADD: in ConvertNodeToLibcall()
DSelectionDAGBuilder.cpp3935 case AtomicRMWInst::Add: NT = ISD::ATOMIC_LOAD_ADD; break; in visitAtomicRMW()
/external/llvm/lib/Target/Mips/
DMips16ISelLowering.cpp134 setOperationAction(ISD::ATOMIC_LOAD_ADD, MVT::i32, Expand); in Mips16TargetLowering()
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DLegalizeIntegerTypes.cpp124 case ISD::ATOMIC_LOAD_ADD: in PromoteIntegerResult()
1118 case ISD::ATOMIC_LOAD_ADD: in ExpandIntegerResult()
1193 case ISD::ATOMIC_LOAD_ADD: in ExpandAtomic()
DSelectionDAG.cpp426 case ISD::ATOMIC_LOAD_ADD: in AddNodeIDCustom()
3930 assert((Opcode == ISD::ATOMIC_LOAD_ADD || in getAtomic()
5878 case ISD::ATOMIC_LOAD_ADD: return "AtomicLoadAdd"; in getOperationName()
DLegalizeDAG.cpp2903 case ISD::ATOMIC_LOAD_ADD: in ExpandAtomic()
3046 case ISD::ATOMIC_LOAD_ADD: in ExpandNode()
DDAGCombiner.cpp7129 case ISD::ATOMIC_LOAD_ADD: in visitMEMBARRIER()
7155 case ISD::ATOMIC_LOAD_ADD: in visitMEMBARRIER()
DSelectionDAGBuilder.cpp3363 case AtomicRMWInst::Add: NT = ISD::ATOMIC_LOAD_ADD; break; in visitAtomicRMW()
/external/llvm/lib/Target/AMDGPU/
DSIISelLowering.cpp244 setTargetDAGCombine(ISD::ATOMIC_LOAD_ADD); in SITargetLowering()
3010 case ISD::ATOMIC_LOAD_ADD: in PerformDAGCombine()
/external/llvm/lib/CodeGen/
DTargetLoweringBase.cpp742 OP_TO_LIBCALL(ISD::ATOMIC_LOAD_ADD, SYNC_FETCH_AND_ADD) in getSYNC()
/external/swiftshader/third_party/LLVM/include/llvm/Target/
DTargetSelectionDAG.td418 def atomic_load_add : SDNode<"ISD::ATOMIC_LOAD_ADD" , SDTAtomic2,
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td498 def atomic_load_add : SDNode<"ISD::ATOMIC_LOAD_ADD" , SDTAtomic2,
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86ISelDAGToDAG.cpp1745 case ISD::ATOMIC_LOAD_ADD: { in Select()
DX86ISelLowering.cpp485 setOperationAction(ISD::ATOMIC_LOAD_ADD, MVT::i64, Custom); in X86TargetLowering()
10322 return DAG.getAtomic(ISD::ATOMIC_LOAD_ADD, dl, in LowerLOAD_SUB()
10592 case ISD::ATOMIC_LOAD_ADD: in ReplaceNodeResults()
DX86GenDAGISel.inc32964 /*SwitchOpcode*/ 94, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->68466
/external/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp205 setOperationAction(ISD::ATOMIC_LOAD_ADD, MVT::i32, Custom); in SystemZTargetLowering()
3303 return DAG.getAtomic(ISD::ATOMIC_LOAD_ADD, DL, MemVT, in lowerATOMIC_LOAD_SUB()
4535 case ISD::ATOMIC_LOAD_ADD: in LowerOperation()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMISelLowering.cpp625 setOperationAction(ISD::ATOMIC_LOAD_ADD, MVT::i64, Custom); in ARMTargetLowering()
640 setOperationAction(ISD::ATOMIC_LOAD_ADD, MVT::i32, Expand); in ARMTargetLowering()
5009 case ISD::ATOMIC_LOAD_ADD: in ReplaceNodeResults()
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp872 setOperationAction(ISD::ATOMIC_LOAD_ADD, MVT::i32, Expand); in ARMTargetLowering()