Searched refs:FDIVS (Results 1 – 10 of 10) sorted by relevance
| /external/valgrind/none/tests/ppc64/ |
| D | round.c | 30 FADDS, FSUBS, FMULS, FDIVS, enumerator
443 case FDIVS: in check_single_arithmetic_op()
490 case FDIVS: in check_single_arithmetic_op()
653 case FDIVS: in check_single_guarded_arithmetic_op()
768 case FDIVS: in check_single_guarded_arithmetic_op()
1196 for (op = FADDS; op <= FDIVS; op++) { in test_float_arithmetic_ops()
|
| /external/valgrind/none/tests/ppc32/ |
| D | round.c | 30 FADDS, FSUBS, FMULS, FDIVS, enumerator
443 case FDIVS: in check_single_arithmetic_op()
490 case FDIVS: in check_single_arithmetic_op()
653 case FDIVS: in check_single_guarded_arithmetic_op()
768 case FDIVS: in check_single_guarded_arithmetic_op()
1196 for (op = FADDS; op <= FDIVS; op++) { in test_float_arithmetic_ops()
|
| /external/llvm/lib/Target/Sparc/ |
| D | LeonFeatures.td | 72 "LEON3 erratum fix: Fix FDIVS/FDIVD/FSQRTS/FSQRTD "
|
| D | LeonPasses.cpp | 862 case SP::FDIVS: in runOnMachineFunction()
|
| D | SparcInstrInfo.td | 1268 // FDIVS generates an erratum on LEON processors, so by disabling this instruction
1270 def FDIVS : F3_3<2, 0b110100, 0b001001101,
|
| /external/pcre/dist2/src/sljit/ |
| D | sljitNativeSPARC_common.c | 133 #define FDIVS (OPC1(0x2) | OPC3(0x34) | DOP(0x4d)) macro
1166 …FAIL_IF(push_inst(compiler, SELECT_FOP(op, FDIVS, FDIVD) | DA(dst_r) | S1A(src1) | S2A(src2), MOVA… in sljit_emit_fop2()
|
| D | sljitNativePPC_common.c | 172 #define FDIVS (HI(59) | LO(18)) macro
1999 FAIL_IF(push_inst(compiler, SELECT_FOP(op, FDIVS, FDIV) | FD(dst_r) | FA(src1) | FB(src2))); in sljit_emit_fop2()
|
| /external/swiftshader/third_party/LLVM/lib/Target/Sparc/ |
| D | SparcInstrInfo.td | 670 def FDIVS : F3_3<2, 0b110100, 0b001001101,
|
| /external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
| D | PPCInstrInfo.td | 1299 def FDIVS : AForm_2<59, 18,
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.td | 2599 defm FDIVS : AForm_2r<59, 18,
|