Searched refs:RESULT (Results 1 – 25 of 115) sorted by relevance
12345
18 ; SI: v_rcp_f32_e32 [[RESULT:v[0-9]+]], s{{[0-9]+}}19 ; SI-NOT: [[RESULT]]20 ; SI: buffer_store_dword [[RESULT]]28 ; SI: v_rcp_f32_e32 [[RESULT:v[0-9]+]], s{{[0-9]+}}29 ; SI-NOT: [[RESULT]]30 ; SI: buffer_store_dword [[RESULT]]65 ; SI: v_rcp_f64_e32 [[RESULT:v\[[0-9]+:[0-9]+\]]], s{{\[[0-9]+:[0-9]+\]}}66 ; SI-NOT: [[RESULT]]67 ; SI: buffer_store_dwordx2 [[RESULT]]75 ; SI: v_rcp_f64_e32 [[RESULT:v\[[0-9]+:[0-9]+\]]], s{{\[[0-9]+:[0-9]+\]}}[all …]
15 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+\.[XYZW]]]16 ; EG: FFBL_INT {{\*? *}}[[RESULT]]25 ; SI: v_ffbl_b32_e32 [[RESULT:v[0-9]+]], [[VAL]]26 ; SI: buffer_store_dword [[RESULT]],28 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+\.[XYZW]]]29 ; EG: FFBL_INT {{\*? *}}[[RESULT]]43 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+]]{{\.[XYZW]}}44 ; EG: FFBL_INT {{\*? *}}[[RESULT]]45 ; EG: FFBL_INT {{\*? *}}[[RESULT]]61 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+]]{{\.[XYZW]}}[all …]
8 ; GCN-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, 1, vcc9 ; GCN-NEXT:buffer_store_byte [[RESULT]]25 ; GCN-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, 1, vcc26 ; GCN-NEXT: buffer_store_byte [[RESULT]]42 ; GCN-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, 1, vcc43 ; GCN-NEXT: buffer_store_byte [[RESULT]]56 ; GCN-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, 1, vcc57 ; GCN-NEXT: buffer_store_byte [[RESULT]]70 ; GCN-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, 1, vcc71 ; GCN-NEXT: buffer_store_byte [[RESULT]][all …]
24 ; SI-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, 1, [[NEG]]25 ; SI: buffer_store_byte [[RESULT]]35 ; SI: v_mov_b32_e32 [[RESULT:v[0-9]+]], 0{{$}}36 ; SI: buffer_store_byte [[RESULT]]47 ; SI: v_and_b32_e32 [[RESULT:v[0-9]+]], 1, [[LOAD]]48 ; SI: buffer_store_byte [[RESULT]]59 ; SI: v_and_b32_e32 [[RESULT:v[0-9]+]], 1, [[LOAD]]60 ; SI: buffer_store_byte [[RESULT]]70 ; SI: v_mov_b32_e32 [[RESULT:v[0-9]+]], 0{{$}}71 ; SI: buffer_store_byte [[RESULT]][all …]
28 ; GCN: v_bcnt_u32_b32_e64 [[RESULT:v[0-9]+]], [[VAL]], 029 ; GCN: buffer_store_dword [[RESULT]],44 ; SI: v_bcnt_u32_b32_e32 [[RESULT:v[0-9]+]], [[VAL0]], [[MIDRESULT]]45 ; VI: v_bcnt_u32_b32_e64 [[RESULT:v[0-9]+]], [[VAL0]], [[MIDRESULT]]46 ; GCN: buffer_store_dword [[RESULT]],64 ; GCN-NEXT: v_bcnt_u32_b32_e64 [[RESULT:v[0-9]+]], [[VAL0]], s{{[0-9]+}}65 ; GCN: buffer_store_dword [[RESULT]],177 ; GCN: v_bcnt_u32_b32_e64 [[RESULT:v[0-9]+]], [[VAL]], 4178 ; GCN: buffer_store_dword [[RESULT]],192 ; GCN: v_bcnt_u32_b32_e64 [[RESULT:v[0-9]+]], [[VAL]], 4[all …]
10 ; SI: v_add_f32_e64 [[RESULT:v[0-9]+]], 0, [[ARG]] clamp{{$}}11 ; SI: buffer_store_dword [[RESULT]]23 ; SI: v_add_f32_e64 [[RESULT:v[0-9]+]], 0, |[[ARG]]| clamp{{$}}24 ; SI: buffer_store_dword [[RESULT]]35 ; SI: v_add_f32_e64 [[RESULT:v[0-9]+]], 0, -[[ARG]] clamp{{$}}36 ; SI: buffer_store_dword [[RESULT]]47 ; SI: v_add_f32_e64 [[RESULT:v[0-9]+]], 0, -|[[ARG]]| clamp{{$}}48 ; SI: buffer_store_dword [[RESULT]]
14 ; SI-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, -1, vcc15 ; SI-NEXT: buffer_store_dword [[RESULT]]29 ; SI-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, -1, [[CMP]]30 ; SI-NEXT: buffer_store_dword [[RESULT]]45 ; SI-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, -1, [[CMP]]46 ; SI-NEXT: buffer_store_dword [[RESULT]]61 ; SI-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, -1, [[CMP]]62 ; SI-NEXT: buffer_store_dword [[RESULT]]76 ; SI-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, -1, [[COND]]77 ; SI-NEXT: buffer_store_dword [[RESULT]][all …]
12 ; GCN: v_add_f32_e64 [[RESULT:v[0-9]+]], [[SGPR]], [[SGPR]]13 ; GCN: buffer_store_dword [[RESULT]]22 ; GCN: v_fma_f32 [[RESULT:v[0-9]+]], [[SGPR]], [[SGPR]], [[SGPR]]23 ; GCN: buffer_store_dword [[RESULT]]36 ; GCN: v_fma_f32 [[RESULT:v[0-9]+]], [[SGPR0]], [[SGPR0]], [[VGPR1]]37 ; GCN: buffer_store_dword [[RESULT]]76 ; GCN: v_fma_f32 [[RESULT:v[0-9]+]], [[VGPR1]], [[SGPR0]], [[SGPR0]]77 ; GCN: buffer_store_dword [[RESULT]]90 ; GCN: v_fma_f32 [[RESULT:v[0-9]+]], [[SGPR0]], [[VGPR1]], [[SGPR0]]91 ; GCN: buffer_store_dword [[RESULT]][all …]
9 ; SI: v_add_i32_e32 [[RESULT:v[0-9]+]], vcc, 36, [[REG]]10 ; SI: buffer_store_dword [[RESULT]]43 ; SI: v_add_i32_e32 [[RESULT:v[0-9]+]], vcc, 0xf9c, [[REG]]44 ; SI: buffer_store_dword [[RESULT]]60 ; SI: s_add_i32 [[RESULT:s[0-9]+]], [[SHL3]], [[Y]]61 ; SI: s_addk_i32 [[RESULT]], 0x3d862 ; SI: v_mov_b32_e32 [[VRESULT:v[0-9]+]], [[RESULT]]77 ; SI: s_add_i32 [[RESULT:s[0-9]+]], [[TMP]], 0x3d878 ; SI: v_mov_b32_e32 [[VRESULT:v[0-9]+]], [[RESULT]]
12 ; GCN-SAFE: v_subrev_f32_e32 [[RESULT:v[0-9]+]], [[FLR]], [[INPUT]]14 ; GCN-UNSAFE: v_fract_f32_e32 [[RESULT:v[0-9]+]], [[INPUT:v[0-9]+]]16 ; GCN: buffer_store_dword [[RESULT]]27 ; GCN-SAFE: v_sub_f32_e64 [[RESULT:v[0-9]+]], -[[INPUT]], [[FLR]]29 ; GCN-UNSAFE: v_fract_f32_e64 [[RESULT:v[0-9]+]], -[[INPUT:v[0-9]+]]31 ; GCN: buffer_store_dword [[RESULT]]43 ; GCN-SAFE: v_sub_f32_e64 [[RESULT:v[0-9]+]], -|[[INPUT]]|, [[FLR]]45 ; GCN-UNSAFE: v_fract_f32_e64 [[RESULT:v[0-9]+]], -|[[INPUT:v[0-9]+]]|47 ; GCN: buffer_store_dword [[RESULT]]
23 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+\.[XYZW]]]24 ; EG: FFBH_UINT {{\*? *}}[[RESULT]]33 ; SI: v_ffbh_u32_e32 [[RESULT:v[0-9]+]], [[VAL]]34 ; SI: buffer_store_dword [[RESULT]],36 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+\.[XYZW]]]37 ; EG: FFBH_UINT {{\*? *}}[[RESULT]]51 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+]]{{\.[XYZW]}}52 ; EG: FFBH_UINT {{\*? *}}[[RESULT]]53 ; EG: FFBH_UINT {{\*? *}}[[RESULT]]69 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+]]{{\.[XYZW]}}[all …]
14 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+\.[XYZW]]]15 ; EG: CEIL {{\*? *}}[[RESULT]]25 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+]]{{\.[XYZW]}}26 ; EG: CEIL {{\*? *}}[[RESULT]]27 ; EG: CEIL {{\*? *}}[[RESULT]]55 ; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+]]{{\.[XYZW]}}56 ; EG: CEIL {{\*? *}}[[RESULT]]57 ; EG: CEIL {{\*? *}}[[RESULT]]58 ; EG: CEIL {{\*? *}}[[RESULT]]59 ; EG: CEIL {{\*? *}}[[RESULT]]
9 ; SI: v_cvt_f32_f16_e32 [[RESULT:v[0-9]+]], [[VAL]]10 ; SI: buffer_store_dword [[RESULT]]22 ; SI: v_cvt_f64_f32_e32 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[RESULT32]]23 ; SI: buffer_store_dwordx2 [[RESULT]]
9 ; SI: v_trig_preop_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[SRC]], [[SEG]]10 ; SI: buffer_store_dwordx2 [[RESULT]],22 ; SI: v_trig_preop_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[SRC]], 723 ; SI: buffer_store_dwordx2 [[RESULT]],
24 ; SI-DENORM: v_fma_f32 [[RESULT:v[0-9]+]], [[A]], [[B]], [[C]]30 ; SI-DENORM-SLOWFMAF: v_add_f32_e32 [[RESULT:v[0-9]+]], [[C]], [[TMP]]32 ; SI-DENORM: buffer_store_dword [[RESULT]]103 ; SI-DENORM: v_fma_f32 [[RESULT:v[0-9]+]], [[A]], [[B]], [[C]]106 ; SI-DENORM-SLOWFMAF: v_add_f32_e32 [[RESULT:v[0-9]+]], [[TMP]], [[C]]108 ; SI-DENORM: buffer_store_dword [[RESULT]]133 ; SI-STD: v_mad_f32 [[RESULT:v[0-9]+]], [[A]], [[B]], -[[C]]134 ; SI-DENORM: v_fma_f32 [[RESULT:v[0-9]+]], [[A]], [[B]], -[[C]]137 ; SI-DENORM-SLOWFMAF: v_subrev_f32_e32 [[RESULT:v[0-9]+]], [[C]], [[TMP]]139 ; SI: buffer_store_dword [[RESULT]][all …]
30 ; SI-NEXT: v_bcnt_u32_b32_e32 [[RESULT:v[0-9]+]], v[[HIVAL]], [[MIDRESULT]]31 ; VI-NEXT: v_bcnt_u32_b32_e64 [[RESULT:v[0-9]+]], v[[HIVAL]], [[MIDRESULT]]32 ; GCN: buffer_store_dword [[RESULT]],46 ; SI-NEXT: v_bcnt_u32_b32_e32 [[RESULT:v[0-9]+]], v[[HIVAL]], [[MIDRESULT]]47 ; VI-NEXT: v_bcnt_u32_b32_e64 [[RESULT:v[0-9]+]], v[[HIVAL]], [[MIDRESULT]]48 ; GCN-DAG: v_or_b32_e32 v[[RESULT_LO:[0-9]+]], s{{[0-9]+}}, [[RESULT]]119 ; GCN-DAG: s_bcnt1_i32_b64 [[RESULT:s[0-9]+]], {{s\[}}[[LOVAL]]:[[HIVAL]]{{\]}}121 ; GCN-DAG: v_mov_b32_e32 v[[VLO:[0-9]+]], [[RESULT]]181 ; GCN: v_add_i32_e32 [[RESULT:v[0-9]+]], vcc, [[MIDRESULT1]], [[MIDRESULT2]]183 ; GCN: buffer_store_dword [[RESULT]],
10 ; SI: v_mad_f32 [[RESULT:v[0-9]+]], [[REGA]], [[REGB]], -[[REGC]]11 ; SI: buffer_store_dword [[RESULT]]34 ; SI: v_mad_f32 [[RESULT:v[0-9]+]], -[[REGA]], [[REGB]], [[REGC]]35 ; SI: buffer_store_dword [[RESULT]]79 ; SI: v_mad_f32 [[RESULT:v[0-9]+]], [[REGA]], [[REGB]], -|[[REGC]]|80 ; SI: buffer_store_dword [[RESULT]]104 ; SI: v_mad_f32 [[RESULT:v[0-9]+]], -[[REGA]], [[REGB]], |[[REGC]]|105 ; SI: buffer_store_dword [[RESULT]]151 ; SI: v_mad_f32 [[RESULT:v[0-9]+]], [[REGA]], |[[REGB]]|, -[[REGC]]152 ; SI: buffer_store_dword [[RESULT]][all …]
10 ; SI: v_max3_f32 [[RESULT:v[0-9]+]], [[REGC]], [[REGB]], [[REGA]]11 ; SI: buffer_store_dword [[RESULT]],28 ; SI: v_max3_f32 [[RESULT:v[0-9]+]], [[REGC]], [[REGB]], [[REGA]]29 ; SI: buffer_store_dword [[RESULT]],
META-INF/ META-INF/MANIFEST.MF com/ com/ximpleware/ com/ ...
1 …RESULT 3d-cube: 3d-cube= [28,28,28,28,31,26,28,28,28,27] ms\n13:23:35 INFO | autoserv| Avg 3d-cube…
68 RESULT=$?70 if [ $RESULT -gt 0 ]; then86 RESULT=$?88 if [ $RESULT -gt 0 ]; then
73 RESULT=$?75 if [ $RESULT -eq 0 ]; then85 RESULT=$?87 if [ $RESULT -eq 0 ]; then
40 RESULT=$?42 if [ $RESULT -eq "0" ]; then50 exit $RESULT
36 RESULT=$?38 if [ $RESULT -eq "0" ]; then44 exit $RESULT
15 for RESULT in $RESULTS ; do16 EXPECTED=`echo -n $RESULT | sed 's/[.]pdf[.]/_expected.pdf./'`17 mv $RESULT $EXPECTED