| /external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 721 SETO, // 0 1 1 1 True if ordered (no nans) enumerator
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 859 SETO, // 0 1 1 1 True if ordered (no nans) enumerator
|
| /external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
| D | README.txt | 73 SETO done (lowered)
|
| D | SPUISelLowering.cpp | 2540 if (CC->get() == ISD::SETO) { in LowerSETCC()
2619 ISD::SETO); in LowerSETCC()
2622 ISD::SETO); in LowerSETCC()
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/ |
| D | X86InstrCMovSetCC.td | 88 defm SETO : SETCC<0x90, "seto", X86_COND_O>; // is overflow bit set
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | Analysis.cpp | 161 case FCmpInst::FCMP_ORD: FOC = FPC = ISD::SETO; break; in getFCmpCondCode()
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrCMovSetCC.td | 96 defm SETO : SETCC<0x90, "seto", X86_COND_O>; // is overflow bit set
|
| /external/swiftshader/third_party/LLVM/lib/Target/Alpha/ |
| D | AlphaISelDAGToDAG.cpp | 323 case ISD::SETO: in Select()
|
| /external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
| D | PPCISelDAGToDAG.cpp | 564 case ISD::SETO: return PPC::PRED_NU; in getPredicateForSetCC()
596 case ISD::SETO: Invert = true; return 3; // !Bit #3 = SETO in getCRIdxForSetCC()
|
| /external/swiftshader/third_party/LLVM/lib/Target/MBlaze/ |
| D | MBlazeInstrFPU.td | 204 def : Pat<(setcc (f32 GPR:$L), (f32 GPR:$R), SETO),
|
| /external/llvm/lib/CodeGen/ |
| D | Analysis.cpp | 171 case FCmpInst::FCMP_ORD: return ISD::SETO; in getFCmpCondCode()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 338 case ISD::SETO: return "seto"; in getOperationName()
|
| D | TargetLowering.cpp | 202 case ISD::SETO: in softenSetCCOperands()
1934 if (Cond == ISD::SETO || Cond == ISD::SETUO) in SimplifySetCC()
2000 ISD::CondCode NewCond = UOF == 0 ? ISD::SETO : ISD::SETUO; in SimplifySetCC()
|
| D | LegalizeDAG.cpp | 1590 case ISD::SETO: in LegalizeSetCCCondCode()
1616 CC2 = ((unsigned)CCCode & 0x8U) ? ISD::SETUO : ISD::SETO; in LegalizeSetCCCondCode()
1644 if (CCCode != ISD::SETO && CCCode != ISD::SETUO) { in LegalizeSetCCCondCode()
|
| /external/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 77 for (auto CC : {ISD::SETO, ISD::SETUO, ISD::SETUEQ, ISD::SETONE, in WebAssemblyTargetLowering()
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
| D | LegalizeDAG.cpp | 1996 case ISD::SETOEQ: CC1 = ISD::SETEQ; CC2 = ISD::SETO; Opc = ISD::AND; break; in LegalizeSetCCCondCode()
1997 case ISD::SETOGT: CC1 = ISD::SETGT; CC2 = ISD::SETO; Opc = ISD::AND; break; in LegalizeSetCCCondCode()
1998 case ISD::SETOGE: CC1 = ISD::SETGE; CC2 = ISD::SETO; Opc = ISD::AND; break; in LegalizeSetCCCondCode()
1999 case ISD::SETOLT: CC1 = ISD::SETLT; CC2 = ISD::SETO; Opc = ISD::AND; break; in LegalizeSetCCCondCode()
2000 case ISD::SETOLE: CC1 = ISD::SETLE; CC2 = ISD::SETO; Opc = ISD::AND; break; in LegalizeSetCCCondCode()
2001 case ISD::SETONE: CC1 = ISD::SETNE; CC2 = ISD::SETO; Opc = ISD::AND; break; in LegalizeSetCCCondCode()
|
| D | TargetLowering.cpp | 2353 if (Cond == ISD::SETO || Cond == ISD::SETUO) in SimplifySetCC()
2405 ISD::CondCode NewCond = UOF == 0 ? ISD::SETO : ISD::SETUO; in SimplifySetCC()
|
| /external/swiftshader/third_party/LLVM/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 493 def SETONE : CondCode; def SETO : CondCode; def SETUO : CondCode;
782 (setcc node:$lhs, node:$rhs, SETO)>;
|
| /external/swiftshader/third_party/LLVM/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 633 case ISD::SETO: in EmitCmp()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUInstructions.td | 115 def COND_O : PatLeaf <(cond), [{return N->get() == ISD::SETO;}]>;
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 593 def SETONE : CondCode; def SETO : CondCode; def SETUO : CondCode;
985 (setcc node:$lhs, node:$rhs, SETO)>;
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstrQPX.td | 1001 def : Pat<(setcc v4f64:$FRA, v4f64:$FRB, SETO),
1048 def : Pat<(setcc v4f32:$FRA, v4f32:$FRB, SETO),
|
| /external/llvm/lib/Target/Lanai/ |
| D | LanaiISelLowering.cpp | 847 case ISD::SETO: in IntCondCCodeToICC()
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | R600Instructions.td | 1225 (selectcc (f32 R600_Reg32:$src0), R600_Reg32:$src1, FP_ONE, FP_ZERO, SETO),
|
| /external/swiftshader/third_party/LLVM/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 683 case ISD::SETO: return SPCC::FCC_O; in FPCondCCodeToFCC()
|