Home
last modified time | relevance | path

Searched refs:getRegClassFor (Results 1 – 25 of 37) sorted by relevance

12

/external/llvm/lib/CodeGen/SelectionDAG/
DResourcePriorityQueue.cpp98 && (TLI->getRegClassFor(VT)->getID() == RCId)) { in numberRCValPredInSU()
136 && (TLI->getRegClassFor(VT)->getID() == RCId)) { in numberRCValSuccInSU()
336 && TLI->getRegClassFor(VT) in rawRegPressureDelta()
337 && TLI->getRegClassFor(VT)->getID() == RCId) in rawRegPressureDelta()
347 if (TLI->isTypeLegal(VT) && TLI->getRegClassFor(VT) in rawRegPressureDelta()
348 && TLI->getRegClassFor(VT)->getID() == RCId) in rawRegPressureDelta()
489 const TargetRegisterClass *RC = TLI->getRegClassFor(VT); in scheduledNode()
500 const TargetRegisterClass *RC = TLI->getRegClassFor(VT); in scheduledNode()
DInstrEmitter.cpp109 UseRC = TLI->getRegClassFor(VT); in EmitCopyFromReg()
167 DstRC = TLI->getRegClassFor(VT); in EmitCopyFromReg()
229 TLI->getRegClassFor(Node->getSimpleValueType(i)); in CreateVirtualRegisters()
294 TLI->getRegClassFor(Op.getSimpleValueType()); in getVR()
460 RC = TRI->getSubClassWithSubReg(TLI->getRegClassFor(VT), SubIdx); in ConstrainForSubReg()
495 TLI->getRegClassFor(Node->getSimpleValueType(0)); in EmitSubregNode()
550 const TargetRegisterClass *SRC = TLI->getRegClassFor(Node->getSimpleValueType(0)); in EmitSubregNode()
DFastISel.cpp257 Reg = createResultReg(TLI.getRegClassFor(VT)); in materializeConstant()
756 CLI.ResultReg = createResultReg(TLI.getRegClassFor(MVT::i64)); in selectPatchpoint()
1306 const TargetRegisterClass *SrcClass = TLI.getRegClassFor(SrcVT); in selectBitCast()
1307 const TargetRegisterClass *DstClass = TLI.getRegClassFor(DstVT); in selectBitCast()
1998 unsigned ResultReg = createResultReg(TLI.getRegClassFor(RetVT)); in fastEmitInst_extractsubreg()
DFunctionLoweringInfo.cpp366 MF->getSubtarget().getTargetLowering()->getRegClassFor(VT)); in CreateReg()
DSelectionDAGISel.cpp982 TLI->getRegClassFor(TLI->getPointerTy(CurDAG->getDataLayout())); in PrepareEHLandingPad()
1198 const TargetRegisterClass *RC = TLI->getRegClassFor(TLI->getPointerTy(DL)); in mergeIncomingSwiftErrors()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMFastISel.cpp464 unsigned ResultReg = createResultReg(TLI.getRegClassFor(RetVT)); in FastEmitInst_extractsubreg()
478 unsigned MoveReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMoveToFPReg()
488 unsigned MoveReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMoveToIntReg()
514 unsigned DestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeFP()
531 unsigned DestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeFP()
547 unsigned DestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeInt()
608 unsigned DestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeGV()
625 unsigned NewDestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeGV()
672 TargetRegisterClass* RC = TLI.getRegClassFor(VT); in TargetMaterializeAlloca()
939 RC = TLI.getRegClassFor(VT); in ARMEmitLoad()
[all …]
DARMISelLowering.h341 virtual TargetRegisterClass *getRegClassFor(EVT VT) const;
/external/llvm/lib/Target/ARM/
DARMFastISel.cpp408 unsigned MoveReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMoveToFPReg()
418 unsigned MoveReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMoveToIntReg()
444 unsigned DestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeFP()
460 unsigned DestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeFP()
525 ResultReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeInt()
614 unsigned NewDestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeGV()
628 unsigned NewDestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeGV()
679 const TargetRegisterClass* RC = TLI.getRegClassFor(VT); in fastMaterializeAlloca()
984 RC = TLI.getRegClassFor(VT); in ARMEmitLoad()
995 RC = TLI.getRegClassFor(VT); in ARMEmitLoad()
[all …]
DARMISelLowering.h388 const TargetRegisterClass *getRegClassFor(MVT VT) const override;
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DInstrEmitter.cpp89 UseRC = TLI->getRegClassFor(VT); in EmitCopyFromReg()
147 DstRC = TLI->getRegClassFor(VT); in EmitCopyFromReg()
255 const TargetRegisterClass *RC = TLI->getRegClassFor(Op.getValueType()); in getVR()
416 RC = TRI->getSubClassWithSubReg(TLI->getRegClassFor(VT), SubIdx); in ConstrainForSubReg()
452 const TargetRegisterClass *TRC = TLI->getRegClassFor(Node->getValueType(0)); in EmitSubregNode()
505 const TargetRegisterClass *SRC = TLI->getRegClassFor(Node->getValueType(0)); in EmitSubregNode()
DFastISel.cpp207 Reg = createResultReg(TLI.getRegClassFor(VT)); in materializeRegForValue()
592 const TargetRegisterClass *RC = TLI.getRegClassFor(VT); in SelectCall()
616 const TargetRegisterClass *RC = TLI.getRegClassFor(SrcVT); in SelectCall()
729 TargetRegisterClass* SrcClass = TLI.getRegClassFor(SrcVT); in SelectBitCast()
730 TargetRegisterClass* DstClass = TLI.getRegClassFor(DstVT); in SelectBitCast()
1300 unsigned ResultReg = createResultReg(TLI.getRegClassFor(RetVT)); in FastEmitInst_extractsubreg()
DFunctionLoweringInfo.cpp209 return RegInfo->createVirtualRegister(TLI.getRegClassFor(VT)); in CreateReg()
/external/llvm/lib/Target/X86/
DX86FastISel.cpp1946 const TargetRegisterClass *RC = TLI.getRegClassFor(RetVT); in X86FastEmitCMoveSelect()
2122 const TargetRegisterClass *RC = TLI.getRegClassFor(RetVT); in X86FastEmitSSESelect()
2216 const TargetRegisterClass *RC = TLI.getRegClassFor(RetVT); in X86FastEmitPseudoSelect()
2244 const TargetRegisterClass *RC = TLI.getRegClassFor(RetVT); in X86SelectSelect()
2462 const TargetRegisterClass *RC = TLI.getRegClassFor(MVT::v8i16); in fastLowerIntrinsicCall()
2759 ResultReg = createResultReg(TLI.getRegClassFor(VT)); in fastLowerIntrinsicCall()
2792 TLI.getRegClassFor(VT), RHSReg, RHSIsKill); in fastLowerIntrinsicCall()
2802 ResultReg = fastEmitInst_r(MULOpc[0], TLI.getRegClassFor(VT), RHSReg, in fastLowerIntrinsicCall()
2806 TLI.getRegClassFor(VT), LHSReg, LHSIsKill, in fastLowerIntrinsicCall()
2880 unsigned ResultReg = createResultReg(TLI.getRegClassFor(VT)); in fastLowerIntrinsicCall()
[all …]
/external/llvm/lib/Target/Mips/
DMipsISelLowering.cpp1110 const TargetRegisterClass *RC = getRegClassFor(MVT::getIntegerVT(Size * 8)); in emitAtomicBinary()
1214 const TargetRegisterClass *RC = getRegClassFor(MVT::i32); in emitSignExtendToI32InReg()
1234 const TargetRegisterClass *RC = getRegClassFor(MVT::i32); in emitAtomicBinaryPartword()
1237 getRegClassFor(ArePtrs64bit ? MVT::i64 : MVT::i32); in emitAtomicBinaryPartword()
1398 const TargetRegisterClass *RC = getRegClassFor(MVT::getIntegerVT(Size * 8)); in emitAtomicCmpSwap()
1488 const TargetRegisterClass *RC = getRegClassFor(MVT::i32); in emitAtomicCmpSwapPartword()
1491 getRegClassFor(ArePtrs64bit ? MVT::i64 : MVT::i32); in emitAtomicCmpSwapPartword()
2131 unsigned Reg = MF.addLiveIn(RA, getRegClassFor(VT)); in lowerRETURNADDR()
3082 const TargetRegisterClass *RC = getRegClassFor(RegVT); in LowerFormalArguments()
3150 getRegClassFor(ABI.IsN64() ? MVT::i64 : MVT::i32)); in LowerFormalArguments()
[all …]
DMipsSEISelDAGToDAG.cpp953 const TargetRegisterClass *RC = TLI->getRegClassFor(ResVecTySimple); in trySelect()
DMipsFastISel.cpp1238 unsigned ResultReg = createResultReg(TLI.getRegClassFor(CopyVT)); in finishCall()
/external/llvm/lib/CodeGen/
DCallingConvLower.cpp245 const TargetRegisterClass *RC = TL->getRegClassFor(RegVT); in analyzeMustTailForwardedRegisters()
/external/swiftshader/third_party/LLVM/lib/Target/PTX/
DPTXISelLowering.cpp239 TargetRegisterClass* TRC = getRegClassFor(RegVT); in LowerFormalArguments()
/external/swiftshader/third_party/LLVM/lib/Target/Mips/
DMipsISelLowering.cpp882 const TargetRegisterClass *RC = getRegClassFor(MVT::i32); in EmitAtomicBinary()
955 const TargetRegisterClass *RC = getRegClassFor(MVT::i32); in EmitAtomicBinaryPartword()
1107 const TargetRegisterClass *RC = getRegClassFor(MVT::i32); in EmitAtomicCmpSwap()
1175 const TargetRegisterClass *RC = getRegClassFor(MVT::i32); in EmitAtomicCmpSwapPartword()
2368 Reg = MF.getRegInfo().createVirtualRegister(getRegClassFor(MVT::i32)); in LowerFormalArguments()
/external/llvm/lib/Target/AArch64/
DAArch64FastISel.cpp370 return fastEmitInst_i(Opc, TLI.getRegClassFor(VT), Imm); in materializeFP()
383 unsigned ResultReg = createResultReg(TLI.getRegClassFor(VT)); in materializeFP()
403 unsigned ResultReg = createResultReg(TLI.getRegClassFor(VT)); in materializeFP()
488 return fastEmitInst_r(Opc, TLI.getRegClassFor(VT), ZReg, /*IsKill=*/true); in fastMaterializeFloatZero()
2810 unsigned ResultReg = fastEmitInst_r(Opc, TLI.getRegClassFor(DestVT), SrcReg, in selectIntToFP()
3043 unsigned ResultReg = createResultReg(TLI.getRegClassFor(CopyVT)); in finishCall()
3480 unsigned ResultReg = createResultReg(TLI.getRegClassFor(VT)); in fastLowerIntrinsicCall()
3646 ResultReg1 = createResultReg(TLI.getRegClassFor(VT)); in fastLowerIntrinsicCall()
/external/llvm/lib/Target/PowerPC/
DPPCFastISel.cpp1424 const TargetRegisterClass *CpyRC = TLI.getRegClassFor(CopyVT); in finishCall()
1433 ResultReg = createResultReg(TLI.getRegClassFor(RetVT)); in finishCall()
1910 unsigned DestReg = createResultReg(TLI.getRegClassFor(VT)); in PPCMaterializeFP()
/external/llvm/lib/Target/WebAssembly/
DWebAssemblyISelLowering.cpp510 MF.getRegInfo().createVirtualRegister(getRegClassFor(PtrVT)); in LowerFormalArguments()
/external/llvm/lib/Target/Lanai/
DLanaiISelLowering.cpp501 Reg = MF.getRegInfo().createVirtualRegister(getRegClassFor(MVT::i32)); in LowerCCCArguments()
1074 unsigned Reg = MF.addLiveIn(TRI->getRARegister(), getRegClassFor(MVT::i32)); in LowerRETURNADDR()
/external/swiftshader/third_party/LLVM/include/llvm/Target/
DTargetLowering.h202 virtual TargetRegisterClass *getRegClassFor(EVT VT) const { in getRegClassFor() function
/external/llvm/include/llvm/Target/
DTargetLowering.h430 virtual const TargetRegisterClass *getRegClassFor(MVT VT) const { in getRegClassFor() function

12