/external/llvm/include/llvm/CodeGen/ |
D | CallingConvLower.h | 62 unsigned isMem : 1; variable 83 Ret.isMem = false; in getReg() 106 Ret.isMem = true; in getMem() 132 isMem = false; in convertToReg() 137 isMem = true; in convertToMem() 143 bool isRegLoc() const { return !isMem; } in isRegLoc() 144 bool isMemLoc() const { return isMem; } in isMemLoc()
|
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
D | CallingConvLower.h | 52 bool isMem : 1; variable 73 Ret.isMem = false; in getReg() 96 Ret.isMem = true; in getMem() 116 bool isRegLoc() const { return !isMem; } in isRegLoc() 117 bool isMemLoc() const { return isMem; } in isMemLoc()
|
/external/llvm/lib/Target/SystemZ/AsmParser/ |
D | SystemZAsmParser.cpp | 231 bool isMem() const override { in isMem() function in __anon920606c00111::SystemZOperand 234 bool isMem(MemoryKind MemKind) const { in isMem() function in __anon920606c00111::SystemZOperand 241 bool isMem(MemoryKind MemKind, RegisterKind RegKind) const { in isMem() function in __anon920606c00111::SystemZOperand 242 return isMem(MemKind) && Mem.RegKind == RegKind; in isMem() 245 return isMem(MemKind, RegKind) && inRange(Mem.Disp, 0, 0xfff); in isMemDisp12() 248 return isMem(MemKind, RegKind) && inRange(Mem.Disp, -524288, 524287); in isMemDisp20() 255 assert(isMem(BDVMem) && "Invalid operand type"); in addBDVAddrOperands() 283 assert(isMem(BDMem) && "Invalid operand type"); in addBDAddrOperands() 289 assert(isMem(BDXMem) && "Invalid operand type"); in addBDXAddrOperands() 296 assert(isMem(BDLMem) && "Invalid operand type"); in addBDLAddrOperands()
|
/external/llvm/include/llvm/MC/MCParser/ |
D | MCParsedAsmOperand.h | 63 virtual bool isMem() const = 0;
|
/external/llvm/lib/Target/X86/ |
D | X86ExpandPseudo.cpp | 85 bool isMem = Opcode == X86::TCRETURNmi || Opcode == X86::TCRETURNmi64; in ExpandMI() local 87 MachineOperand &StackAdjust = MBBI->getOperand(isMem ? 5 : 1); in ExpandMI()
|
D | X86InstrInfo.h | 134 inline static bool isMem(const MachineInstr &MI, unsigned Op) { in isMem() function
|
D | X86AsmPrinter.cpp | 283 assert(isMem(*MI, Op) && "Invalid memory reference!"); in printMemReference()
|
D | X86InstrInfo.cpp | 3411 unsigned RegOpsNum = isMem(MI, 3) ? 2 : 3; in findFMA3CommutedOpIndices()
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/AsmParser/ |
D | X86AsmParser.cpp | 278 bool isMem() const { return Kind == Memory; } in isMem() function 376 return (Op.isMem() && in isSrcOp() 386 return Op.isMem() && Op.Mem.SegReg == X86::ES && in isDstOp() 790 if (Op.isMem() && Op.Mem.SegReg == 0 && in ParseInstruction() 803 if (Op.isMem() && Op.Mem.SegReg == 0 && in ParseInstruction()
|
/external/llvm/lib/Target/Lanai/AsmParser/ |
D | LanaiAsmParser.cpp | 155 assert(isMem() && "Invalid type access!"); in getMemBaseReg() 160 assert(isMem() && "Invalid type access!"); in getMemOffsetReg() 165 assert(isMem() && "Invalid type access!"); in getMemOffset() 170 assert(isMem() && "Invalid type access!"); in getMemOp() 179 bool isMem() const override { in isMem() function
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86InstrInfo.h | 120 inline static bool isMem(const MachineInstr *MI, unsigned Op) { in isMem() function
|
D | X86AsmPrinter.cpp | 329 assert(isMem(MI, Op) && "Invalid memory reference!"); in printMemReference()
|
D | X86FrameLowering.cpp | 1036 bool isMem = RetOpcode == X86::TCRETURNmi || RetOpcode == X86::TCRETURNmi64; in emitEpilogue() local 1040 MachineOperand &StackAdjust = MBBI->getOperand(isMem ? 5 : 1); in emitEpilogue()
|
D | X86GenAsmMatcher.inc | 2818 if (Kind == MCK_Mem && Operand.isMem()) {
|
/external/llvm/lib/Target/ARM/AsmParser/ |
D | ARMAsmParser.cpp | 739 else if (isMem()) { in isThumbMemPC() 1063 bool isMem() const override { return Kind == k_Memory; } in isMem() function in __anonef5d38c20311::ARMOperand 1091 if (!isMem()) in isMemNoOffset() 1098 if (!isMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0) in isMemPCRelImm12() 1171 if (!isMem() || Memory.Alignment != 0) return false; in isAddrMode2() 1193 if (!isMem() || Memory.Alignment != 0) return false; in isAddrMode3() 1223 if (!isMem() || Memory.Alignment != 0) return false; in isAddrMode5() 1238 if (!isMem() || Memory.Alignment != 0) return false; in isAddrMode5FP16() 1247 if (!isMem() || !Memory.OffsetRegNum || Memory.isNegative || in isMemTBB() 1253 if (!isMem() || !Memory.OffsetRegNum || Memory.isNegative || in isMemTBH() [all …]
|
/external/swiftshader/third_party/LLVM/lib/Target/MBlaze/AsmParser/ |
D | MBlazeAsmParser.cpp | 173 bool isMem() const { return Kind == Memory; } in isMem() function
|
/external/llvm/lib/Target/X86/AsmParser/ |
D | X86AsmInstrumentation.cpp | 282 assert(Op.isMem() && "Op should be a memory operand."); in InstrumentMemOperand() 417 if (Op.isMem()) { in InstrumentMOV()
|
D | X86Operand.h | 208 bool isMem() const override { return Kind == Memory; } in isMem() function
|
D | X86AsmParser.cpp | 1072 if (FinalOp.isMem()) { in VerifyAndAdjustOperands() 1074 if (!OrigOp.isMem()) in VerifyAndAdjustOperands() 2377 if (Op.isMem() && Op.Mem.SegReg == 0 && in ParseInstruction() 2390 if (Op.isMem() && Op.Mem.SegReg == 0 && in ParseInstruction()
|
/external/llvm/lib/Target/Mips/AsmParser/ |
D | MipsAsmParser.cpp | 1057 bool isMem() const override { return Kind == k_Memory; } in isMem() function in __anond0efcad40311::MipsOperand 1059 return isMem() && isa<MCConstantExpr>(getMemOff()); in isConstantMemOff() 1066 if (!isMem()) in isMemWithSimmOffset() 1079 return isMem() && getMemBase()->isMM16AsmReg(); in isMemWithGRPMM16Base() 1082 return isMem() && isConstantMemOff() && isUInt<Bits>(getConstantMemOff()) in isMemWithUimmOffsetSP() 1086 return isMem() && isConstantMemOff() && isUInt<Bits>(getConstantMemOff()) in isMemWithUimmWordAlignedOffsetSP() 1091 return isMem() && isConstantMemOff() && isInt<Bits>(getConstantMemOff()) in isMemWithSimmWordAlignedOffsetGP()
|
/external/llvm/lib/Target/Sparc/AsmParser/ |
D | SparcAsmParser.cpp | 228 bool isMem() const override { return isMEMrr() || isMEMri(); } in isMem() function in __anoncba7d3b40111::SparcOperand
|
/external/llvm/lib/Target/Hexagon/AsmParser/ |
D | HexagonAsmParser.cpp | 239 bool isMem() const { llvm_unreachable("No isMem"); } in isMem() function
|
/external/llvm/lib/Target/PowerPC/AsmParser/ |
D | PPCAsmParser.cpp | 548 bool isMem() const override { return false; } in isMem() function
|
/external/llvm/lib/Target/AMDGPU/AsmParser/ |
D | AMDGPUAsmParser.cpp | 289 bool isMem() const override { in isMem() function in __anon2fa8e53e0111::AMDGPUOperand
|
/external/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 440 bool isMem() const override { return false; } in isMem() function in __anon26fd99540211::AArch64Operand
|