| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | r600_streamout.c | 79 struct r600_atom *begin = &rctx->streamout.begin_atom; in r600_streamout_buffers_dirty()
80 unsigned num_bufs = util_bitcount(rctx->streamout.enabled_mask); in r600_streamout_buffers_dirty()
81 unsigned num_bufs_appended = util_bitcount(rctx->streamout.enabled_mask & in r600_streamout_buffers_dirty()
82 rctx->streamout.append_bitmask); in r600_streamout_buffers_dirty()
87 rctx->streamout.num_dw_for_end = in r600_streamout_buffers_dirty()
122 if (rctx->streamout.num_targets && rctx->streamout.begin_emitted) { in r600_set_streamout_targets()
128 …pipe_so_target_reference((struct pipe_stream_output_target**)&rctx->streamout.targets[i], targets[… in r600_set_streamout_targets()
137 for (; i < rctx->streamout.num_targets; i++) { in r600_set_streamout_targets()
138 pipe_so_target_reference((struct pipe_stream_output_target**)&rctx->streamout.targets[i], NULL); in r600_set_streamout_targets()
141 rctx->streamout.enabled_mask = enabled_mask; in r600_set_streamout_targets()
[all …]
|
| D | r600_pipe_common.c | 326 ctx->streamout.suspended = false; in r600_preflush_suspend_features()
327 if (ctx->streamout.begin_emitted) { in r600_preflush_suspend_features()
329 ctx->streamout.suspended = true; in r600_preflush_suspend_features()
335 if (ctx->streamout.suspended) { in r600_postflush_resume_features()
336 ctx->streamout.append_bitmask = ctx->streamout.enabled_mask; in r600_postflush_resume_features()
|
| D | r600_pipe_common.h | 557 struct r600_streamout streamout; member
890 return rctx->streamout.streamout_enabled || in r600_get_strmout_en()
891 rctx->streamout.prims_gen_query_enabled; in r600_get_strmout_en()
|
| D | r600_query.c | 1566 num_dw += ctx->streamout.enable_atom.num_dw; in r600_queries_num_cs_dw_for_resuming()
|
| /external/mesa3d/src/gallium/drivers/svga/ |
| D | svga_pipe_streamout.c | 52 struct svga_stream_output *streamout; in svga_create_stream_output() local
76 streamout = CALLOC_STRUCT(svga_stream_output); in svga_create_stream_output()
78 if (!streamout) in svga_create_stream_output()
81 streamout->info = *info; in svga_create_stream_output()
82 streamout->id = id; in svga_create_stream_output()
83 streamout->pos_out_index = -1; in svga_create_stream_output()
109 streamout->pos_out_index = i; in svga_create_stream_output()
149 FREE(streamout); in svga_create_stream_output()
150 streamout = NULL; in svga_create_stream_output()
153 return streamout; in svga_create_stream_output()
[all …]
|
| D | svga_state_tgsi_transform.c | 73 struct svga_stream_output *streamout = NULL; in emulate_point_sprite() local
96 streamout = orig_gs->base.stream_output; in emulate_point_sprite()
97 if (streamout) { in emulate_point_sprite()
98 pos_out_index = streamout->pos_out_index; in emulate_point_sprite()
137 if (streamout) { in emulate_point_sprite()
138 templ.stream_output = streamout->info; in emulate_point_sprite()
|
| D | svga_streamout.h | 44 struct svga_stream_output *streamout);
48 struct svga_stream_output *streamout);
|
| /external/mesa3d/src/gallium/drivers/freedreno/ |
| D | freedreno_draw.c | 79 if (ctx->streamout.num_targets > 0) in fd_draw_vbo()
160 for (i = 0; i < ctx->streamout.num_targets; i++) in fd_draw_vbo()
161 if (ctx->streamout.targets[i]) in fd_draw_vbo()
162 resource_written(batch, ctx->streamout.targets[i]->buffer); in fd_draw_vbo()
180 if (ctx->streamout.num_targets > 0) in fd_draw_vbo()
197 for (i = 0; i < ctx->streamout.num_targets; i++) in fd_draw_vbo()
198 ctx->streamout.offsets[i] += info->count; in fd_draw_vbo()
|
| D | freedreno_context.h | 245 struct fd_streamout_stateobj streamout; member
|
| D | freedreno_state.c | 377 struct fd_streamout_stateobj *so = &ctx->streamout; in fd_set_stream_output_targets()
|
| D | freedreno_resource.c | 1069 util_blitter_save_so_targets(ctx->blitter, ctx->streamout.num_targets, in fd_blitter_pipe_begin()
1070 ctx->streamout.targets); in fd_blitter_pipe_begin()
|
| /external/mesa3d/src/gallium/drivers/ilo/core/ |
| D | ilo_state_sol.c | 196 STATIC_ASSERT(ARRAY_SIZE(sol->streamout) >= 2); in sol_set_gen7_3DSTATE_STREAMOUT()
197 sol->streamout[0] = dw1; in sol_set_gen7_3DSTATE_STREAMOUT()
198 sol->streamout[1] = dw2; in sol_set_gen7_3DSTATE_STREAMOUT()
|
| D | ilo_state_sol.h | 102 uint32_t streamout[2]; member
|
| D | ilo_builder_3d_top.h | 800 dw[1] = sol->streamout[0]; in gen7_3DSTATE_STREAMOUT()
801 dw[2] = sol->streamout[1]; in gen7_3DSTATE_STREAMOUT()
|
| /external/mesa3d/src/gallium/drivers/radeonsi/ |
| D | si_descriptors.c | 1367 unsigned old_num_targets = sctx->b.streamout.num_targets; in si_set_streamout_targets()
1371 if (sctx->b.streamout.num_targets && sctx->b.streamout.begin_emitted) { in si_set_streamout_targets()
1381 for (i = 0; i < sctx->b.streamout.num_targets; i++) in si_set_streamout_targets()
1382 if (sctx->b.streamout.targets[i]) in si_set_streamout_targets()
1383 r600_resource(sctx->b.streamout.targets[i]->b.buffer)->TC_L2_dirty = true; in si_set_streamout_targets()
1614 if (sctx->b.streamout.begin_emitted) in si_invalidate_buffer()
1616 sctx->b.streamout.append_bitmask = in si_invalidate_buffer()
1617 sctx->b.streamout.enabled_mask; in si_invalidate_buffer()
|
| D | si_hw_context.c | 225 si_mark_atom_dirty(ctx, &ctx->b.streamout.enable_atom); in si_begin_new_cs()
|
| D | si_blit.c | 61 util_blitter_save_so_targets(sctx->blitter, sctx->b.streamout.num_targets, in si_blitter_begin()
62 (struct pipe_stream_output_target**)sctx->b.streamout.targets); in si_blitter_begin()
|
| D | si_state_shaders.c | 2377 sctx->b.streamout.enabled_stream_buffers_mask = enabled_stream_buffers_mask; in si_update_so()
2378 sctx->b.streamout.stride_in_dw = shader->so.stride; in si_update_so()
|
| /external/mesa3d/src/gallium/drivers/r600/ |
| D | r600_hw_context.c | 68 if (ctx->b.streamout.begin_emitted) { in r600_need_cs_space()
69 num_dw += ctx->b.streamout.num_dw_for_end; in r600_need_cs_space()
336 r600_mark_atom_dirty(ctx, &ctx->b.streamout.enable_atom); in r600_begin_new_cs()
|
| D | r600_state_common.c | 938 rctx->b.streamout.stride_in_dw = rctx->vs_shader->so.stride; in r600_bind_vs_state()
950 rctx->b.streamout.stride_in_dw = rctx->gs_shader->so.stride; in r600_bind_gs_state()
969 rctx->b.streamout.stride_in_dw = rctx->tes_shader->so.stride; in r600_bind_tes_state()
1544 rctx->b.streamout.enabled_stream_buffers_mask = clip_so_current->enabled_stream_buffers_mask; in r600_update_derived_state()
2802 for (i = 0; i < rctx->b.streamout.num_targets; i++) { in r600_invalidate_buffer()
2803 if (rctx->b.streamout.targets[i] && in r600_invalidate_buffer()
2804 rctx->b.streamout.targets[i]->b.buffer == &rbuffer->b.b) { in r600_invalidate_buffer()
2805 if (rctx->b.streamout.begin_emitted) { in r600_invalidate_buffer()
2808 rctx->b.streamout.append_bitmask = rctx->b.streamout.enabled_mask; in r600_invalidate_buffer()
|
| D | r600_blit.c | 63 util_blitter_save_so_targets(rctx->blitter, rctx->b.streamout.num_targets, in r600_blitter_begin()
64 (struct pipe_stream_output_target**)rctx->b.streamout.targets); in r600_blitter_begin()
|
| D | r600_state.c | 3057 r600_add_atom(rctx, &rctx->b.streamout.begin_atom, id++); in r600_init_state_functions()
3058 r600_add_atom(rctx, &rctx->b.streamout.enable_atom, id++); in r600_init_state_functions()
|
| /external/mesa3d/src/gallium/docs/source/drivers/openswr/ |
| D | faq.rst | 38 shader and fragment shaders, streamout, and fragment blending. SWR
40 them through our driver yet. The fetch shader, streamout, and blend is
|
| /external/mesa3d/src/gallium/drivers/freedreno/ir3/ |
| D | ir3_shader.c | 586 struct fd_streamout_stateobj *so = &ctx->streamout; in emit_tfbos()
613 struct fd_streamout_stateobj *so = &ctx->streamout; in max_tf_vtx()
|
| /external/mesa3d/src/gallium/drivers/freedreno/a5xx/ |
| D | fd5_emit.c | 564 struct fd_streamout_stateobj *so = &ctx->streamout; in fd5_emit_state()
|