Home
last modified time | relevance | path

Searched refs:MRM2r (Results 1 – 25 of 46) sorted by relevance

12

/external/swiftshader/third_party/LLVM/lib/Target/X86/MCTargetDesc/
DX86BaseInfo.h215 MRM0r = 16, MRM1r = 17, MRM2r = 18, MRM3r = 19, // Format /0 /1 /2 /3 enumerator
491 case X86II::MRM2r: case X86II::MRM3r: in getMemoryOperandNo()
DX86MCCodeEmitter.cpp579 case X86II::MRM2r: case X86II::MRM3r: in EmitVEXOpcodePrefix()
965 case X86II::MRM2r: case X86II::MRM3r: in EncodeInstruction()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86InstrControl.td216 def CALL16r : I<0xFF, MRM2r, (outs), (ins GR16:$dst),
223 def CALL32r : I<0xFF, MRM2r, (outs), (ins GR32:$dst),
234 def CALL16r_NT : I<0xFF, MRM2r, (outs), (ins GR16 : $dst),
241 def CALL32r_NT : I<0xFF, MRM2r, (outs), (ins GR32 : $dst),
321 def CALL64r : I<0xFF, MRM2r, (outs), (ins GR64:$dst),
331 def CALL64r_NT : I<0xFF, MRM2r, (outs), (ins GR64 : $dst),
DX86InstrShiftRotate.td331 def RCL8rCL : I<0xD2, MRM2r, (outs GR8:$dst), (ins GR8:$src1),
333 def RCL16rCL : I<0xD3, MRM2r, (outs GR16:$dst), (ins GR16:$src1),
335 def RCL32rCL : I<0xD3, MRM2r, (outs GR32:$dst), (ins GR32:$src1),
337 def RCL64rCL : RI<0xD3, MRM2r, (outs GR64:$dst), (ins GR64:$src1),
342 def RCL8r1 : I<0xD0, MRM2r, (outs GR8:$dst), (ins GR8:$src1),
344 def RCL8ri : Ii8<0xC0, MRM2r, (outs GR8:$dst), (ins GR8:$src1, u8imm:$cnt),
346 def RCL16r1 : I<0xD1, MRM2r, (outs GR16:$dst), (ins GR16:$src1),
348 def RCL16ri : Ii8<0xC1, MRM2r, (outs GR16:$dst), (ins GR16:$src1, u8imm:$cnt),
350 def RCL32r1 : I<0xD1, MRM2r, (outs GR32:$dst), (ins GR32:$src1),
352 def RCL32ri : Ii8<0xC1, MRM2r, (outs GR32:$dst), (ins GR32:$src1, u8imm:$cnt),
[all …]
DX86InstrMMX.td409 defm MMX_PSRLW : MMXI_binop_rmi_int<0xD1, 0x71, MRM2r, "psrlw",
413 defm MMX_PSRLD : MMXI_binop_rmi_int<0xD2, 0x72, MRM2r, "psrld",
417 defm MMX_PSRLQ : MMXI_binop_rmi_int<0xD3, 0x73, MRM2r, "psrlq",
DX86InstrFPStack.td282 def COM_FST0r : FPST0rInst <MRM2r, "fcom\t$op">;
403 def CMOVBE_F : FPI<0xDA, MRM2r, (outs), (ins RST:$op),
411 def CMOVNBE_F: FPI<0xDB, MRM2r, (outs), (ins RST:$op),
546 def ST_Frr : FPI<0xDD, MRM2r, (outs), (ins RST:$op), "fst\t$op">;
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86InstrShiftRotate.td292 def RCL8r1 : I<0xD0, MRM2r, (outs GR8:$dst), (ins GR8:$src1),
294 def RCL8ri : Ii8<0xC0, MRM2r, (outs GR8:$dst), (ins GR8:$src1, i8imm:$cnt),
297 def RCL8rCL : I<0xD2, MRM2r, (outs GR8:$dst), (ins GR8:$src1),
300 def RCL16r1 : I<0xD1, MRM2r, (outs GR16:$dst), (ins GR16:$src1),
302 def RCL16ri : Ii8<0xC1, MRM2r, (outs GR16:$dst), (ins GR16:$src1, i8imm:$cnt),
305 def RCL16rCL : I<0xD3, MRM2r, (outs GR16:$dst), (ins GR16:$src1),
308 def RCL32r1 : I<0xD1, MRM2r, (outs GR32:$dst), (ins GR32:$src1),
310 def RCL32ri : Ii8<0xC1, MRM2r, (outs GR32:$dst), (ins GR32:$src1, i8imm:$cnt),
313 def RCL32rCL : I<0xD3, MRM2r, (outs GR32:$dst), (ins GR32:$src1),
317 def RCL64r1 : RI<0xD1, MRM2r, (outs GR64:$dst), (ins GR64:$src1),
[all …]
DX86InstrControl.td149 def CALL32r : I<0xFF, MRM2r, (outs), (ins GR32:$dst, variable_ops),
229 def CALL64r : I<0xFF, MRM2r, (outs), (ins GR64:$dst, variable_ops),
256 def WINCALL64r : I<0xFF, MRM2r, (outs), (ins GR64:$dst, variable_ops),
DX86InstrMMX.td304 defm MMX_PSRLW : MMXI_binop_rmi_int<0xD1, 0x71, MRM2r, "psrlw",
306 defm MMX_PSRLD : MMXI_binop_rmi_int<0xD2, 0x72, MRM2r, "psrld",
308 defm MMX_PSRLQ : MMXI_binop_rmi_int<0xD3, 0x73, MRM2r, "psrlq",
DX86InstrSystem.td368 def LLDT16r : I<0x00, MRM2r, (outs), (ins GR16:$src),
459 def WRFSBASE : I<0xAE, MRM2r, (outs), (ins GR32:$dst),
461 def WRFSBASE64 : RI<0xAE, MRM2r, (outs), (ins GR64:$dst),
/external/llvm/lib/Target/X86/
DX86InstrShiftRotate.td343 def RCL8r1 : I<0xD0, MRM2r, (outs GR8:$dst), (ins GR8:$src1),
345 def RCL8ri : Ii8<0xC0, MRM2r, (outs GR8:$dst), (ins GR8:$src1, u8imm:$cnt),
348 def RCL8rCL : I<0xD2, MRM2r, (outs GR8:$dst), (ins GR8:$src1),
351 def RCL16r1 : I<0xD1, MRM2r, (outs GR16:$dst), (ins GR16:$src1),
353 def RCL16ri : Ii8<0xC1, MRM2r, (outs GR16:$dst), (ins GR16:$src1, u8imm:$cnt),
356 def RCL16rCL : I<0xD3, MRM2r, (outs GR16:$dst), (ins GR16:$src1),
359 def RCL32r1 : I<0xD1, MRM2r, (outs GR32:$dst), (ins GR32:$src1),
361 def RCL32ri : Ii8<0xC1, MRM2r, (outs GR32:$dst), (ins GR32:$src1, u8imm:$cnt),
364 def RCL32rCL : I<0xD3, MRM2r, (outs GR32:$dst), (ins GR32:$src1),
368 def RCL64r1 : RI<0xD1, MRM2r, (outs GR64:$dst), (ins GR64:$src1),
[all …]
DX86InstrControl.td204 def CALL16r : I<0xFF, MRM2r, (outs), (ins GR16:$dst),
212 def CALL32r : I<0xFF, MRM2r, (outs), (ins GR32:$dst),
283 def CALL64r : I<0xFF, MRM2r, (outs), (ins GR64:$dst),
DX86InstrMMX.td471 defm MMX_PSRLW : MMXI_binop_rmi_int<0xD1, 0x71, MRM2r, "psrlw",
474 defm MMX_PSRLD : MMXI_binop_rmi_int<0xD2, 0x72, MRM2r, "psrld",
477 defm MMX_PSRLQ : MMXI_binop_rmi_int<0xD3, 0x73, MRM2r, "psrlq",
DX86InstrFPStack.td292 def COM_FST0r : FPST0rInst <MRM2r, "fcom\t$op">;
385 def CMOVBE_F : FPI<0xDA, MRM2r, (outs), (ins RST:$op),
393 def CMOVNBE_F: FPI<0xDB, MRM2r, (outs), (ins RST:$op),
540 def ST_Frr : FPI<0xDD, MRM2r, (outs), (ins RST:$op), "fst\t$op", IIC_FST>;
/external/swiftshader/third_party/LLVM/utils/TableGen/
DX86RecognizableInstr.cpp51 MRM0r = 16, MRM1r = 17, MRM2r = 18, MRM3r = 19, enumerator
729 case X86Local::MRM2r: in emitInstructionSpecifier()
821 case X86Local::MRM2r: in emitDecodePath()
910 case X86Local::MRM2r: in emitDecodePath()
/external/llvm/lib/Target/X86/MCTargetDesc/
DX86BaseInfo.h295 MRM0r = 16, MRM1r = 17, MRM2r = 18, MRM3r = 19, // Format /0 /1 /2 /3 enumerator
686 case X86II::MRM2r: case X86II::MRM3r: in getMemoryOperandNo()
DX86MCCodeEmitter.cpp870 case X86II::MRM2r: case X86II::MRM3r: in EmitVEXOpcodePrefix()
1021 case X86II::MRM2r: case X86II::MRM3r: in DetermineREXPrefix()
1356 case X86II::MRM2r: case X86II::MRM3r: in encodeInstruction()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/MCTargetDesc/
DX86BaseInfo.h343 MRM0r = 56, MRM1r = 57, MRM2r = 58, MRM3r = 59, // Format /0 /1 /2 /3 enumerator
728 case X86II::MRM2r: case X86II::MRM3r: in getMemoryOperandNo()
DX86MCCodeEmitter.cpp943 case X86II::MRM2r: case X86II::MRM3r: in EmitVEXOpcodePrefix()
1093 case X86II::MRM2r: case X86II::MRM3r: in DetermineREXPrefix()
1487 case X86II::MRM2r: case X86II::MRM3r: in encodeInstruction()
/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/
DX86RecognizableInstr.h117 MRM0r = 56, MRM1r = 57, MRM2r = 58, MRM3r = 59, enumerator
DX86RecognizableInstr.cpp627 case X86Local::MRM2r: in emitInstructionSpecifier()
744 case X86Local::MRM2r: case X86Local::MRM3r: in emitDecodePath()
/external/llvm/utils/TableGen/
DX86RecognizableInstr.cpp108 MRM0r = 16, MRM1r = 17, MRM2r = 18, MRM3r = 19, enumerator
717 case X86Local::MRM2r: in emitInstructionSpecifier()
853 case X86Local::MRM2r: case X86Local::MRM3r: in emitDecodePath()
/external/swiftshader/third_party/LLVM/test/TableGen/
DTargetInstrInfo.td52 def MRM0r : Format<16>; def MRM1r : Format<17>; def MRM2r : Format<18>;
/external/swiftshader/third_party/llvm-7.0/llvm/test/TableGen/
DTargetInstrInfo.td52 def MRM0r : Format<16>; def MRM1r : Format<17>; def MRM2r : Format<18>;
/external/llvm/test/TableGen/
DTargetInstrInfo.td52 def MRM0r : Format<16>; def MRM1r : Format<17>; def MRM2r : Format<18>;

12