Home
last modified time | relevance | path

Searched refs:MRM5m (Results 1 – 25 of 43) sorted by relevance

12

/external/swiftshader/third_party/LLVM/lib/Target/X86/MCTargetDesc/
DX86BaseInfo.h220 MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, // Format /4 /5 /6 /7 enumerator
497 case X86II::MRM4m: case X86II::MRM5m: in getMemoryOperandNo()
DX86MCCodeEmitter.cpp545 case X86II::MRM4m: case X86II::MRM5m: in EmitVEXOpcodePrefix()
680 case X86II::MRM4m: case X86II::MRM5m: in DetermineREXPrefix()
977 case X86II::MRM4m: case X86II::MRM5m: in EncodeInstruction()
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86InstrShiftRotate.td155 def SHR8mCL : I<0xD2, MRM5m, (outs), (ins i8mem :$dst),
158 def SHR16mCL : I<0xD3, MRM5m, (outs), (ins i16mem:$dst),
162 def SHR32mCL : I<0xD3, MRM5m, (outs), (ins i32mem:$dst),
165 def SHR64mCL : RI<0xD3, MRM5m, (outs), (ins i64mem:$dst),
169 def SHR8mi : Ii8<0xC0, MRM5m, (outs), (ins i8mem :$dst, i8imm:$src),
172 def SHR16mi : Ii8<0xC1, MRM5m, (outs), (ins i16mem:$dst, i8imm:$src),
176 def SHR32mi : Ii8<0xC1, MRM5m, (outs), (ins i32mem:$dst, i8imm:$src),
179 def SHR64mi : RIi8<0xC1, MRM5m, (outs), (ins i64mem:$dst, i8imm:$src),
184 def SHR8m1 : I<0xD0, MRM5m, (outs), (ins i8mem :$dst),
187 def SHR16m1 : I<0xD1, MRM5m, (outs), (ins i16mem:$dst),
[all …]
DX86InstrControl.td117 def FARJMP64 : RI<0xFF, MRM5m, (outs), (ins opaque80mem:$dst),
120 def FARJMP16m : I<0xFF, MRM5m, (outs), (ins opaque32mem:$dst),
122 def FARJMP32m : I<0xFF, MRM5m, (outs), (ins opaque48mem:$dst),
DX86InstrSystem.td332 def VERWm : I<0x00, MRM5m, (outs), (ins i16mem:$seg),
416 def XRSTOR : I<0xAE, MRM5m, (outs), (ins opaque512mem:$dst),
418 def XRSTOR64 : I<0xAE, MRM5m, (outs), (ins opaque512mem:$dst),
DX86InstrFPStack.td212 defm SUBR: FPBinary<fsub ,MRM5m, "subr">;
421 def LD_F80m : FPI<0xDB, MRM5m, (outs), (ins f80mem:$src), "fld{t}\t$src">;
424 def ILD_F64m : FPI<0xDF, MRM5m, (outs), (ins i64mem:$src), "fild{ll}\t$src">;
553 def FLDCW16m : I<0xD9, MRM5m, // X87 control world = [mem16]
DX86CodeEmitter.cpp208 case X86II::MRM4m: case X86II::MRM5m: in determineREX()
938 case X86II::MRM4m: case X86II::MRM5m: in emitInstruction()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86InstrShiftRotate.td171 def SHR8mCL : I<0xD2, MRM5m, (outs), (ins i8mem :$dst),
174 def SHR16mCL : I<0xD3, MRM5m, (outs), (ins i16mem:$dst),
178 def SHR32mCL : I<0xD3, MRM5m, (outs), (ins i32mem:$dst),
182 def SHR64mCL : RI<0xD3, MRM5m, (outs), (ins i64mem:$dst),
187 def SHR8mi : Ii8<0xC0, MRM5m, (outs), (ins i8mem :$dst, u8imm:$src),
190 def SHR16mi : Ii8<0xC1, MRM5m, (outs), (ins i16mem:$dst, u8imm:$src),
194 def SHR32mi : Ii8<0xC1, MRM5m, (outs), (ins i32mem:$dst, u8imm:$src),
198 def SHR64mi : RIi8<0xC1, MRM5m, (outs), (ins i64mem:$dst, u8imm:$src),
204 def SHR8m1 : I<0xD0, MRM5m, (outs), (ins i8mem :$dst),
207 def SHR16m1 : I<0xD1, MRM5m, (outs), (ins i16mem:$dst),
[all …]
DX86InstrSystem.td353 def VERWm : I<0x00, MRM5m, (outs), (ins i16mem:$seg), "verw\t$seg", []>, TB, NotMemoryFoldable;
475 def RSTORSSP : I<0x01, MRM5m, (outs), (ins i32mem:$src),
532 def XRSTOR : I<0xAE, MRM5m, (outs), (ins opaquemem:$dst),
535 def XRSTOR64 : RI<0xAE, MRM5m, (outs), (ins opaquemem:$dst),
550 def XSAVES : I<0xC7, MRM5m, (outs), (ins opaquemem:$dst),
553 def XSAVES64 : RI<0xC7, MRM5m, (outs), (ins opaquemem:$dst),
DX86InstrControl.td181 def FARJMP64 : RI<0xFF, MRM5m, (outs), (ins opaquemem:$dst),
185 def FARJMP16m : I<0xFF, MRM5m, (outs), (ins opaquemem:$dst),
187 def FARJMP32m : I<0xFF, MRM5m, (outs), (ins opaquemem:$dst),
DX86InstrFPStack.td247 defm SUBR: FPBinary<fsub ,MRM5m, "subr", 0>;
497 def LD_F80m : FPI<0xDB, MRM5m, (outs), (ins f80mem:$src), "fld{t}\t$src">;
500 def ILD_F64m : FPI<0xDF, MRM5m, (outs), (ins i64mem:$src), "fild{ll}\t$src">;
637 def FLDCW16m : I<0xD9, MRM5m, // X87 control world = [mem16]
/external/llvm/lib/Target/X86/
DX86InstrShiftRotate.td173 def SHR8mCL : I<0xD2, MRM5m, (outs), (ins i8mem :$dst),
176 def SHR16mCL : I<0xD3, MRM5m, (outs), (ins i16mem:$dst),
180 def SHR32mCL : I<0xD3, MRM5m, (outs), (ins i32mem:$dst),
184 def SHR64mCL : RI<0xD3, MRM5m, (outs), (ins i64mem:$dst),
188 def SHR8mi : Ii8<0xC0, MRM5m, (outs), (ins i8mem :$dst, u8imm:$src),
192 def SHR16mi : Ii8<0xC1, MRM5m, (outs), (ins i16mem:$dst, u8imm:$src),
196 def SHR32mi : Ii8<0xC1, MRM5m, (outs), (ins i32mem:$dst, u8imm:$src),
200 def SHR64mi : RIi8<0xC1, MRM5m, (outs), (ins i64mem:$dst, u8imm:$src),
206 def SHR8m1 : I<0xD0, MRM5m, (outs), (ins i8mem :$dst),
210 def SHR16m1 : I<0xD1, MRM5m, (outs), (ins i16mem:$dst),
[all …]
DX86InstrControl.td166 def FARJMP64 : RI<0xFF, MRM5m, (outs), (ins opaque80mem:$dst),
170 def FARJMP16m : I<0xFF, MRM5m, (outs), (ins opaque32mem:$dst),
173 def FARJMP32m : I<0xFF, MRM5m, (outs), (ins opaque48mem:$dst),
DX86InstrSystem.td384 def VERWm : I<0x00, MRM5m, (outs), (ins i16mem:$seg),
495 def XRSTOR : I<0xAE, MRM5m, (outs), (ins opaque512mem:$dst),
498 def XRSTOR64 : RI<0xAE, MRM5m, (outs), (ins opaque512mem:$dst),
519 def XSAVES : I<0xC7, MRM5m, (outs), (ins opaque512mem:$dst),
522 def XSAVES64 : RI<0xC7, MRM5m, (outs), (ins opaque512mem:$dst),
DX86InstrFPStack.td246 defm SUBR: FPBinary<fsub ,MRM5m, "subr", 0>;
474 def LD_F80m : FPI<0xDB, MRM5m, (outs), (ins f80mem:$src), "fld{t}\t$src",
480 def ILD_F64m : FPI<0xDF, MRM5m, (outs), (ins i64mem:$src), "fild{ll}\t$src",
624 def FLDCW16m : I<0xD9, MRM5m, // X87 control world = [mem16]
/external/swiftshader/third_party/LLVM/utils/TableGen/
DX86RecognizableInstr.cpp54 MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, enumerator
753 case X86Local::MRM5m: in emitInstructionSpecifier()
834 case X86Local::MRM5m: in emitDecodePath()
923 case X86Local::MRM5m: in emitDecodePath()
/external/llvm/lib/Target/X86/MCTargetDesc/
DX86BaseInfo.h300 MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, // Format /4 /5 /6 /7 enumerator
693 case X86II::MRM4m: case X86II::MRM5m: in getMemoryOperandNo()
DX86MCCodeEmitter.cpp784 case X86II::MRM4m: case X86II::MRM5m: in EmitVEXOpcodePrefix()
1014 case X86II::MRM4m: case X86II::MRM5m: in DetermineREXPrefix()
1373 case X86II::MRM4m: case X86II::MRM5m: in encodeInstruction()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/MCTargetDesc/
DX86BaseInfo.h315 MRM4m = 44, MRM5m = 45, MRM6m = 46, MRM7m = 47, // Format /4 /5 /6 /7 enumerator
735 case X86II::MRM4m: case X86II::MRM5m: in getMemoryOperandNo()
DX86MCCodeEmitter.cpp834 case X86II::MRM4m: case X86II::MRM5m: in EmitVEXOpcodePrefix()
1086 case X86II::MRM4m: case X86II::MRM5m: in DetermineREXPrefix()
1503 case X86II::MRM4m: case X86II::MRM5m: in encodeInstruction()
/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/
DX86RecognizableInstr.h111 MRM4m = 44, MRM5m = 45, MRM6m = 46, MRM7m = 47, enumerator
/external/llvm/utils/TableGen/
DX86RecognizableInstr.cpp111 MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, enumerator
745 case X86Local::MRM5m: in emitInstructionSpecifier()
860 case X86Local::MRM4m: case X86Local::MRM5m: in emitDecodePath()
/external/swiftshader/third_party/LLVM/test/TableGen/
DTargetInstrInfo.td56 def MRM3m : Format<27>; def MRM4m : Format<28>; def MRM5m : Format<29>;
/external/swiftshader/third_party/llvm-7.0/llvm/test/TableGen/
DTargetInstrInfo.td56 def MRM3m : Format<27>; def MRM4m : Format<28>; def MRM5m : Format<29>;
/external/llvm/test/TableGen/
DTargetInstrInfo.td56 def MRM3m : Format<27>; def MRM4m : Format<28>; def MRM5m : Format<29>;

12