/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
D | bitcast.ll | 3 ; PR23065: SCALAR_TO_VECTOR implies the top elements 1 to N-1 of the N-element vector are undefined.
|
/external/llvm/test/CodeGen/AArch64/ |
D | bitcast.ll | 3 ; PR23065: SCALAR_TO_VECTOR implies the top elements 1 to N-1 of the N-element vector are undefined.
|
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 300 SCALAR_TO_VECTOR, enumerator
|
/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 316 SCALAR_TO_VECTOR, enumerator
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 351 SCALAR_TO_VECTOR, enumerator
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | scalar_to_vector.ll | 32 ; Getting a SCALAR_TO_VECTOR seems to be tricky. These cases managed
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86ISelLowering.cpp | 775 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v8i8, Expand); in X86TargetLowering() 776 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v4i16, Expand); in X86TargetLowering() 777 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v2i32, Expand); in X86TargetLowering() 778 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v1i64, Expand); in X86TargetLowering() 838 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v16i8, Custom); in X86TargetLowering() 839 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v8i16, Custom); in X86TargetLowering() 1072 setOperationAction(ISD::SCALAR_TO_VECTOR, SVT, Custom); in X86TargetLowering() 1461 ValToCopy = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v2i64, in LowerReturn() 2137 Arg = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v2i64, Arg); in LowerCall() 4212 if (N->getOpcode() != ISD::SCALAR_TO_VECTOR) in isScalarLoadToVector() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/ |
D | scalar_to_vector.ll | 65 ; Getting a SCALAR_TO_VECTOR seems to be tricky. These cases managed
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
D | LegalizeVectorTypes.cpp | 60 case ISD::SCALAR_TO_VECTOR: R = ScalarizeVecRes_SCALAR_TO_VECTOR(N); break; in ScalarizeVectorResult() 430 case ISD::SCALAR_TO_VECTOR: SplitVecRes_SCALAR_TO_VECTOR(N, Lo, Hi); break; in SplitVectorResult() 697 Lo = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, LoVT, N->getOperand(0)); in SplitVecRes_SCALAR_TO_VECTOR() 1240 case ISD::SCALAR_TO_VECTOR: Res = WidenVecRes_SCALAR_TO_VECTOR(N); break; in WidenVectorResult() 1907 return DAG.getNode(ISD::SCALAR_TO_VECTOR, N->getDebugLoc(), in WidenVecRes_SCALAR_TO_VECTOR() 2242 SDValue VecOp = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, NewVecVT,LdOps[Start]); in BuildVectorFromScalar() 2296 SDValue VecOp = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, NewVecVT, LdOp); in GenWidenVectorLoads()
|
D | LegalizeDAG.cpp | 688 SDValue ScVec = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, in ExpandINSERT_VECTOR_ELT() 2126 return DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, Node->getOperand(0)); in ExpandBUILD_VECTOR() 2171 SDValue Vec1 = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, Value1); in ExpandBUILD_VECTOR() 2174 Vec2 = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, Value2); in ExpandBUILD_VECTOR() 3230 case ISD::SCALAR_TO_VECTOR: in ExpandNode()
|
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
D | README_ALTIVEC.txt | 61 We currently codegen SCALAR_TO_VECTOR as a store of the scalar to a 16-byte
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeVectorTypes.cpp | 59 case ISD::SCALAR_TO_VECTOR: R = ScalarizeVecRes_SCALAR_TO_VECTOR(N); break; in ScalarizeVectorResult() 526 return DAG.getNode(ISD::SCALAR_TO_VECTOR, SDLoc(N), N->getValueType(0), Op); in ScalarizeVecOp_UnaryOp() 587 return DAG.getNode(ISD::SCALAR_TO_VECTOR, DL, VT, Res); in ScalarizeVecOp_VSETCC() 617 return DAG.getNode(ISD::SCALAR_TO_VECTOR, SDLoc(N), N->getValueType(0), Res); in ScalarizeVecOp_FP_ROUND() 660 case ISD::SCALAR_TO_VECTOR: SplitVecRes_SCALAR_TO_VECTOR(N, Lo, Hi); break; in SplitVectorResult() 1190 Lo = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, LoVT, N->getOperand(0)); in SplitVecRes_SCALAR_TO_VECTOR() 2274 case ISD::SCALAR_TO_VECTOR: Res = WidenVecRes_SCALAR_TO_VECTOR(N); break; in WidenVectorResult() 3061 return DAG.getNode(ISD::SCALAR_TO_VECTOR, SDLoc(N), in WidenVecRes_SCALAR_TO_VECTOR() 3830 SDValue VecOp = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, NewVecVT,LdOps[Start]); in BuildVectorFromScalar() 3885 SDValue VecOp = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, NewVecVT, LdOp); in GenWidenVectorLoads()
|
D | SelectionDAGDumper.cpp | 264 case ISD::SCALAR_TO_VECTOR: return "scalar_to_vector"; in getOperationName()
|
D | LegalizeDAG.cpp | 392 SDValue ScVec = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, in ExpandINSERT_VECTOR_ELT() 1775 Vec = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, V); in ExpandBVWithShuffles() 1883 return DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, Node->getOperand(0)); in ExpandBUILD_VECTOR() 1938 SDValue Vec1 = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, Value1); in ExpandBUILD_VECTOR() 1941 Vec2 = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, Value2); in ExpandBUILD_VECTOR() 3094 case ISD::SCALAR_TO_VECTOR: in ExpandNode() 4690 case ISD::SCALAR_TO_VECTOR: { in PromoteNode()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 825 setOperationAction(ISD::SCALAR_TO_VECTOR, VT, Custom); in X86TargetLowering() 1151 setOperationAction(ISD::SCALAR_TO_VECTOR, VT, Custom); in X86TargetLowering() 1403 setOperationAction(ISD::SCALAR_TO_VECTOR, VT, Custom); in X86TargetLowering() 1540 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v32i16, Custom); in X86TargetLowering() 1541 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v64i8, Custom); in X86TargetLowering() 1705 setTargetDAGCombine(ISD::SCALAR_TO_VECTOR); in X86TargetLowering() 2368 ValToCopy = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v2i64, in LowerReturn() 2601 return DAG.getNode(ISD::SCALAR_TO_VECTOR, Dl, MVT::v1i1, ValReturned); in lowerRegToMasks() 2937 ? DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VA.getValVT(), Val) in LowerMemArgument() 3615 Arg = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v2i64, Arg); in LowerCall() [all …]
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeVectorTypes.cpp | 61 case ISD::SCALAR_TO_VECTOR: R = ScalarizeVecRes_SCALAR_TO_VECTOR(N); break; in ScalarizeVectorResult() 558 return DAG.getNode(ISD::SCALAR_TO_VECTOR, SDLoc(N), N->getValueType(0), Res); in ScalarizeVecOp_FP_ROUND() 603 case ISD::SCALAR_TO_VECTOR: SplitVecRes_SCALAR_TO_VECTOR(N, Lo, Hi); break; in SplitVectorResult() 1038 Lo = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, LoVT, N->getOperand(0)); in SplitVecRes_SCALAR_TO_VECTOR() 2066 case ISD::SCALAR_TO_VECTOR: Res = WidenVecRes_SCALAR_TO_VECTOR(N); break; in WidenVectorResult() 2932 return DAG.getNode(ISD::SCALAR_TO_VECTOR, SDLoc(N), in WidenVecRes_SCALAR_TO_VECTOR() 3468 SDValue VecOp = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, NewVecVT,LdOps[Start]); in BuildVectorFromScalar() 3526 SDValue VecOp = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, NewVecVT, LdOp); in GenWidenVectorLoads()
|
D | SelectionDAGDumper.cpp | 223 case ISD::SCALAR_TO_VECTOR: return "scalar_to_vector"; in getOperationName()
|
D | LegalizeDAG.cpp | 367 SDValue ScVec = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, in ExpandINSERT_VECTOR_ELT() 1751 Vec = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, V); in ExpandBVWithShuffles() 1859 return DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, Node->getOperand(0)); in ExpandBUILD_VECTOR() 1914 SDValue Vec1 = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, Value1); in ExpandBUILD_VECTOR() 1917 Vec2 = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, Value2); in ExpandBUILD_VECTOR() 2985 case ISD::SCALAR_TO_VECTOR: in ExpandNode() 4366 case ISD::SCALAR_TO_VECTOR: { in PromoteNode()
|
/external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
D | SPUISelLowering.cpp | 431 setOperationAction(ISD::SCALAR_TO_VECTOR, VT, Custom); in SPUTargetLowering() 440 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v4f32, Custom); in SPUTargetLowering() 885 SDValue vectorizeOp = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, vecVT, in LowerSTORE() 2184 DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, ValOp), in LowerINSERT_VECTOR_ELT() 2830 case ISD::SCALAR_TO_VECTOR: in LowerOperation()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelDAGToDAG.cpp | 441 assert(N->getOpcode() == ISD::SCALAR_TO_VECTOR && NOps < NumVectorElts); in SelectBuildVector() 501 case ISD::SCALAR_TO_VECTOR: in Select() 2191 case ISD::SCALAR_TO_VECTOR: in Select()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
D | README_ALTIVEC.txt | 61 We currently codegen SCALAR_TO_VECTOR as a store of the scalar to a 16-byte
|
/external/llvm/lib/Target/PowerPC/ |
D | README_ALTIVEC.txt | 61 We currently codegen SCALAR_TO_VECTOR as a store of the scalar to a 16-byte
|
/external/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelDAGToDAG.cpp | 286 case ISD::SCALAR_TO_VECTOR: in Select() 347 assert(Opc == ISD::SCALAR_TO_VECTOR && NOps < NumVectorElts); in Select()
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZISelLowering.cpp | 319 setOperationAction(ISD::SCALAR_TO_VECTOR, VT, Custom); in SystemZTargetLowering() 381 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v4f32, Legal); in SystemZTargetLowering() 382 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v2f64, Legal); in SystemZTargetLowering() 3962 return DAG.getNode(ISD::SCALAR_TO_VECTOR, DL, VT, Value); in buildScalarToVector() 4298 if (isOperationLegal(ISD::SCALAR_TO_VECTOR, VT) && isScalarToVector(Op)) in lowerBUILD_VECTOR() 4322 if ((Index == 0 && Op0.getOpcode() == ISD::SCALAR_TO_VECTOR) || in lowerVECTOR_SHUFFLE() 4467 if ((Index == 0 && VSNOp0.getOpcode() == ISD::SCALAR_TO_VECTOR) || in lowerShift() 4571 case ISD::SCALAR_TO_VECTOR: in LowerOperation()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/ |
D | SystemZISelLowering.cpp | 344 setOperationAction(ISD::SCALAR_TO_VECTOR, VT, Custom); in SystemZTargetLowering() 410 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v4f32, Legal); in SystemZTargetLowering() 411 setOperationAction(ISD::SCALAR_TO_VECTOR, MVT::v2f64, Legal); in SystemZTargetLowering() 4222 return DAG.getNode(ISD::SCALAR_TO_VECTOR, DL, VT, Value); in buildScalarToVector() 4587 if (isOperationLegal(ISD::SCALAR_TO_VECTOR, VT) && isScalarToVector(Op)) in lowerBUILD_VECTOR() 4611 if ((Index == 0 && Op0.getOpcode() == ISD::SCALAR_TO_VECTOR) || in lowerVECTOR_SHUFFLE() 4756 if ((Index == 0 && VSNOp0.getOpcode() == ISD::SCALAR_TO_VECTOR) || in lowerShift() 4868 case ISD::SCALAR_TO_VECTOR: in LowerOperation()
|