Searched refs:halfwords (Results 1 – 25 of 53) sorted by relevance
123
| /external/llvm/test/MC/Disassembler/Hexagon/ |
| D | xtype_alu.txt | 206 # Vector absolute value halfwords
218 # Vector absolute difference halfwords
226 # Vector add halfwords
234 # Vector add halfwords with saturate and pack to unsigned bytes
244 # Vector reduce add halfwords
262 # Vector average halfwords
317 # Vector maximum halfwords
323 # Vector reduce maximum halfwords
347 # Vector minimum halfwords
353 # Vector reduce minimum halfwords
[all …]
|
| D | alu32_alu.txt | 58 # Vector add halfwords
66 # Vector average halfwords
74 # Vector subtract halfwords
|
| D | xtype_mpy.txt | 96 # Multiply signed halfwords
194 # Multiply unsigned halfwords
352 # Vector multiply halfwords
364 # Vector multiply halfwords with round and pack
370 # Vector multiply halfwords signed by unsigned
380 # Vector reduce multiply halfwords
396 # Vector polynomial multiply halfwords
|
| D | xtype_shift.txt | 210 # Vector shift halfwords by immediate
218 # Vector arithmetic shift halfwords with round
222 # Vector arithmetic shift halfwords with saturate and pack
228 # Vector shift halfwords by register
|
| D | alu32_perm.txt | 38 # Pack high and low halfwords
|
| D | xtype_perm.txt | 74 # Vector splat halfwords
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/Hexagon/ |
| D | xtype_alu.txt | 206 # Vector absolute value halfwords
218 # Vector absolute difference halfwords
226 # Vector add halfwords
234 # Vector add halfwords with saturate and pack to unsigned bytes
244 # Vector reduce add halfwords
262 # Vector average halfwords
317 # Vector maximum halfwords
323 # Vector reduce maximum halfwords
347 # Vector minimum halfwords
353 # Vector reduce minimum halfwords
[all …]
|
| D | alu32_alu.txt | 58 # Vector add halfwords
66 # Vector average halfwords
74 # Vector subtract halfwords
|
| D | xtype_mpy.txt | 96 # Multiply signed halfwords
194 # Multiply unsigned halfwords
352 # Vector multiply halfwords
364 # Vector multiply halfwords with round and pack
370 # Vector multiply halfwords signed by unsigned
380 # Vector reduce multiply halfwords
396 # Vector polynomial multiply halfwords
|
| D | xtype_shift.txt | 210 # Vector shift halfwords by immediate
218 # Vector arithmetic shift halfwords with round
222 # Vector arithmetic shift halfwords with saturate and pack
228 # Vector shift halfwords by register
|
| D | alu32_perm.txt | 38 # Pack high and low halfwords
|
| D | xtype_perm.txt | 74 # Vector splat halfwords
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonIntrinsicsV4.td | 32 // Vector multiply halfwords, signed by unsigned
41 // Vector polynomial multiply halfwords
72 // Vector reduce add unsigned halfwords
130 // Complex add/sub halfwords/words
152 // Vector reduce maximum halfwords
160 // Vector reduce minimum halfwords
|
| D | HexagonIntrinsics.td | 223 // MPYS / Multipy signed/unsigned halfwords
274 // MPYS / Multipy signed/unsigned halfwords and add/subtract the
335 // Multiply signed/unsigned halfwords with and without saturation and rounding
367 // MPYS / Multipy signed/unsigned halfwords and add/subtract the
424 // Vector multiply even halfwords: Rdd=vmpyeh(Rss,Rtt)[:<<1]:sat
478 // Vector reduce halfwords
509 // Vector multiply even halfwords with accumulation
826 // Vector add, subtract, average halfwords
921 // ALU64 - Vector compare halfwords
949 // Vector multiply halfwords
[all …]
|
| D | HexagonIntrinsicsV3.td | 19 // Vector reduce add unsigned halfwords
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonIntrinsicsV4.td | 32 // Vector multiply halfwords, signed by unsigned
41 // Vector polynomial multiply halfwords
72 // Vector reduce add unsigned halfwords
130 // Complex add/sub halfwords/words
152 // Vector reduce maximum halfwords
160 // Vector reduce minimum halfwords
|
| D | HexagonIntrinsicsV3.td | 19 // Vector reduce add unsigned halfwords
|
| D | HexagonIntrinsics.td | 223 // MPYS / Multipy signed/unsigned halfwords
274 // MPYS / Multipy signed/unsigned halfwords and add/subtract the
335 // Multiply signed/unsigned halfwords with and without saturation and rounding
367 // MPYS / Multipy signed/unsigned halfwords and add/subtract the
424 // Vector multiply even halfwords: Rdd=vmpyeh(Rss,Rtt)[:<<1]:sat
478 // Vector reduce halfwords
509 // Vector multiply even halfwords with accumulation
845 // Vector add, subtract, average halfwords
940 // ALU64 - Vector compare halfwords
968 // Vector multiply halfwords
[all …]
|
| /external/llvm/test/CodeGen/Hexagon/intrinsics/ |
| D | alu32_alu.ll | 125 ; Vector add halfwords
147 ; Vector average halfwords
169 ; Vector subtract halfwords
|
| D | xtype_alu.ll | 466 ; Subtract halfwords
559 ; Vector absolute value halfwords
589 ; Vector absolute difference halfwords
605 ; Vector add halfwords
627 ; Vector add halfwords with saturate and pack to unsigned bytes
650 ; Vector reduce add halfwords
695 ; Vector average halfwords
854 ; Vector maximum halfwords
869 ; Vector reduce maximum halfwords
914 ; Vector minimum halfwords
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Hexagon/intrinsics/ |
| D | alu32_alu.ll | 125 ; Vector add halfwords
147 ; Vector average halfwords
169 ; Vector subtract halfwords
|
| D | xtype_alu.ll | 466 ; Subtract halfwords
559 ; Vector absolute value halfwords
589 ; Vector absolute difference halfwords
605 ; Vector add halfwords
627 ; Vector add halfwords with saturate and pack to unsigned bytes
650 ; Vector reduce add halfwords
695 ; Vector average halfwords
854 ; Vector maximum halfwords
869 ; Vector reduce maximum halfwords
914 ; Vector minimum halfwords
[all …]
|
| /external/v8/src/s390/ |
| D | assembler-s390-inl.h | 313 int32_t halfwords = (target - pc) / 2; // number of halfwords in set_target_address_at() local
314 instr_1 |= static_cast<uint32_t>(halfwords); in set_target_address_at()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/ |
| D | vec_extload.ll | 33 ; Same as v16si8_sext_in_reg, expands to load/store halfwords (lhz/sth).
|
| /external/llvm/test/CodeGen/PowerPC/ |
| D | vec_extload.ll | 33 ; Same as v16si8_sext_in_reg, expands to load/store halfwords (lhz/sth).
|
123