Searched refs:mtilea (Results 1 – 18 of 18) sorted by relevance
| /external/mesa3d/src/gallium/winsys/radeon/drm/ |
| D | radeon_drm_surface.c | 153 surf_drm->mtilea = surf_ws->u.legacy.mtilea; in surf_winsys_to_drm()
195 surf_ws->u.legacy.mtilea = surf_drm->mtilea; in surf_drm_to_winsys()
|
| D | radeon_drm_bo.c | 866 …md->u.legacy.mtilea = (args.tiling_flags >> RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT) & RADEON_TIL… in radeon_bo_get_metadata()
900 args.tiling_flags |= (md->u.legacy.mtilea & RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK) << in radeon_bo_set_metadata()
|
| /external/libdrm/radeon/ |
| D | radeon_surface.c | 675 mtilew = (tilew * surf->bankw * surf_man->hw_info.num_pipes) * surf->mtilea; in eg_surface_init_2d()
676 mtileh = (tileh * surf->bankh * surf_man->hw_info.num_banks) / surf->mtilea; in eg_surface_init_2d()
746 switch (surf->mtilea) { in eg_surface_sanity()
756 if (surf_man->hw_info.num_banks < surf->mtilea) { in eg_surface_sanity()
921 surf->mtilea = surf_man->hw_info.num_banks; in eg_surface_best()
928 if (surf->mtilea > 8) { in eg_surface_best()
929 surf->mtilea = 8; in eg_surface_best()
1020 surf->mtilea = 1 << (log2_int(h_over_w) >> 1); in eg_surface_best()
1320 surf->mtilea = 1; in si_surface_sanity()
1399 …si_gb_tile_mode(gb_tile_mode, NULL, NULL, &surf->mtilea, &surf->bankw, &surf->bankh, &surf->tile_s… in si_surface_sanity()
[all …]
|
| D | radeon_surface.h | 132 uint32_t mtilea; member
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | radeon_video.c | 172 surfaces[i]->u.legacy.mtilea = surfaces[best_tiling]->u.legacy.mtilea; in si_vid_join_surfaces()
|
| D | radeon_winsys.h | 195 unsigned mtilea; member
|
| D | r600_texture.c | 343 metadata->u.legacy.mtilea = surface->u.legacy.mtilea; in r600_texture_init_metadata()
371 surf->u.legacy.mtilea = metadata->u.legacy.mtilea; in r600_surface_import_metadata()
1121 rtex->surface.u.legacy.bankh, rtex->surface.u.legacy.num_banks, rtex->surface.u.legacy.mtilea, in si_print_texture_info()
|
| D | radeon_uvd.c | 1611 assert(luma->u.legacy.mtilea == chroma->u.legacy.mtilea); in si_uvd_set_dt_surfaces()
1616 …code.dt_surf_tile_config |= RUVD_MACRO_TILE_ASPECT_RATIO(macro_tile_aspect(luma->u.legacy.mtilea)); in si_uvd_set_dt_surfaces()
|
| /external/mesa3d/src/gallium/drivers/r600/ |
| D | radeon_video.c | 177 surfaces[i]->u.legacy.mtilea = surfaces[best_tiling]->u.legacy.mtilea; in rvid_join_surfaces()
|
| D | r600_texture.c | 288 metadata->u.legacy.mtilea = surface->u.legacy.mtilea; in r600_texture_init_metadata()
304 surf->u.legacy.mtilea = metadata->u.legacy.mtilea; in r600_surface_import_metadata()
593 fmask.u.legacy.mtilea = rtex->surface.u.legacy.mtilea; in r600_texture_get_fmask_info()
823 rtex->surface.u.legacy.bankh, rtex->surface.u.legacy.num_banks, rtex->surface.u.legacy.mtilea, in r600_print_texture_info()
|
| D | radeon_uvd.c | 1486 assert(luma->u.legacy.mtilea == chroma->u.legacy.mtilea); in ruvd_set_dt_surfaces()
1491 …code.dt_surf_tile_config |= RUVD_MACRO_TILE_ASPECT_RATIO(macro_tile_aspect(luma->u.legacy.mtilea)); in ruvd_set_dt_surfaces()
|
| D | evergreen_state.c | 797 macro_aspect = tmp->surface.u.legacy.mtilea; in evergreen_fill_tex_resource_words()
1146 macro_aspect = rtex->surface.u.legacy.mtilea; in evergreen_set_color_surface_common()
1365 macro_aspect = rtex->surface.u.legacy.mtilea; in evergreen_init_depth_surface()
3737 mt_aspect = eg_macro_tile_aspect(rsrc->surface.u.legacy.mtilea); in evergreen_dma_copy_tile()
3762 mt_aspect = eg_macro_tile_aspect(rdst->surface.u.legacy.mtilea); in evergreen_dma_copy_tile()
|
| /external/mesa3d/src/amd/common/ |
| D | ac_surface.h | 85 unsigned mtilea:4; /* max 8 */ member
|
| D | ac_surface.c | 434 surf->u.legacy.mtilea = csio->pTileInfo->macroAspectRatio; in gfx6_surface_settings()
630 surf->u.legacy.mtilea && surf->u.legacy.tile_split) { in gfx6_compute_surface()
638 AddrTileInfoIn.macroAspectRatio = surf->u.legacy.mtilea; in gfx6_compute_surface()
|
| /external/mesa3d/src/amd/vulkan/ |
| D | radv_radeon_winsys.h | 139 unsigned mtilea; member
|
| D | radv_image.c | 642 metadata->u.legacy.mtilea = surface->u.legacy.mtilea; in radv_init_metadata()
|
| /external/mesa3d/src/amd/vulkan/winsys/amdgpu/ |
| D | radv_amdgpu_bo.c | 522 tiling_flags |= AMDGPU_TILING_SET(MACRO_TILE_ASPECT, util_logbase2(md->u.legacy.mtilea)); in radv_amdgpu_winsys_bo_set_metadata()
|
| /external/mesa3d/src/gallium/winsys/amdgpu/drm/ |
| D | amdgpu_bo.c | 1107 md->u.legacy.mtilea = 1 << AMDGPU_TILING_GET(tiling_flags, MACRO_TILE_ASPECT); in amdgpu_buffer_get_metadata()
1140 tiling_flags |= AMDGPU_TILING_SET(MACRO_TILE_ASPECT, util_logbase2(md->u.legacy.mtilea)); in amdgpu_buffer_set_metadata()
|