/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AMDGPU/ |
D | vop-err.s | 51 v_div_fmas_f32 v0, s1, s1, s1 label 54 v_div_fmas_f32 v0, v2, v3, -s1 label 57 v_div_fmas_f32 v0, v1, s2, |v3| label 60 v_div_fmas_f32 v0, v1, -v2, -s3 label 63 v_div_fmas_f32 v0, v1, flat_scratch_lo, v3 label 66 v_div_fmas_f32 v0, v1, v2, flat_scratch_hi label 69 v_div_fmas_f32 v0, v1, v2, m0 label 72 v_div_fmas_f32 v0, v1, ttmp2, v2 label
|
D | gfx7_asm_all.s | 48564 v_div_fmas_f32 v5, v1, v2, v3 label 48567 v_div_fmas_f32 v255, v1, v2, v3 label 48570 v_div_fmas_f32 v5, v255, v2, v3 label 48573 v_div_fmas_f32 v5, 0, v2, v3 label 48576 v_div_fmas_f32 v5, -1, v2, v3 label 48579 v_div_fmas_f32 v5, 0.5, v2, v3 label 48582 v_div_fmas_f32 v5, -4.0, v2, v3 label 48585 v_div_fmas_f32 v5, v1, v255, v3 label 48588 v_div_fmas_f32 v5, v1, 0, v3 label 48591 v_div_fmas_f32 v5, v1, -1, v3 label [all …]
|
D | gfx8_asm_all.s | 50187 v_div_fmas_f32 v5, v1, v2, v3 label 50190 v_div_fmas_f32 v255, v1, v2, v3 label 50193 v_div_fmas_f32 v5, v255, v2, v3 label 50196 v_div_fmas_f32 v5, 0, v2, v3 label 50199 v_div_fmas_f32 v5, -1, v2, v3 label 50202 v_div_fmas_f32 v5, 0.5, v2, v3 label 50205 v_div_fmas_f32 v5, -4.0, v2, v3 label 50208 v_div_fmas_f32 v5, v1, v255, v3 label 50211 v_div_fmas_f32 v5, v1, 0, v3 label 50214 v_div_fmas_f32 v5, v1, -1, v3 label [all …]
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | llvm.amdgcn.div.fmas.ll | 20 ; GCN: v_div_fmas_f32 [[RESULT:v[0-9]+]], [[VB]], [[VA]], [[VC]] 34 ; SI: v_div_fmas_f32 [[RESULT:v[0-9]+]], 1.0, [[VB]], [[VC]] 48 ; SI: v_div_fmas_f32 [[RESULT:v[0-9]+]], [[VA]], 1.0, [[VC]] 62 ; SI: v_div_fmas_f32 [[RESULT:v[0-9]+]], [[VA]], [[VB]], 1.0 81 ; SI: v_div_fmas_f32 {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} 91 ; SI: v_div_fmas_f32 {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} 100 ; SI: v_div_fmas_f32 {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} 115 ; SI: v_div_fmas_f32 {{v[0-9]+}}, [[A]], [[B]], [[C]] 150 ; SI: v_div_fmas_f32 {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}
|
D | frem.ll | 13 ; GCN: v_div_fmas_f32
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/ |
D | llvm.amdgcn.div.fmas.ll | 25 ; GCN: v_div_fmas_f32 [[RESULT:v[0-9]+]], [[VA]], [[VB]], [[VC]] 38 ; SI: v_div_fmas_f32 [[RESULT:v[0-9]+]], 1.0, [[VB]], [[VC]] 55 ; GCN: v_div_fmas_f32 [[RESULT:v[0-9]+]], [[VA]], 1.0, [[VC]] 72 ; GCN: v_div_fmas_f32 [[RESULT:v[0-9]+]], [[VA]], [[VB]], 1.0 90 ; GCN: v_div_fmas_f32 {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} 100 ; GCN: v_div_fmas_f32 {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} 109 ; GCN: v_div_fmas_f32 {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} 124 ; SI: v_div_fmas_f32 {{v[0-9]+}}, [[A]], [[B]], [[C]] 158 ; SI: v_div_fmas_f32 {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}
|
D | fdiv32-to-rcp-folding.ll | 255 ; GCN-DENORM-DAG: v_div_fmas_f32 256 ; GCN-DENORM-DAG: v_div_fmas_f32 297 ; GCN-DENORM-DAG: v_div_fmas_f32 298 ; GCN-DENORM-DAG: v_div_fmas_f32 324 ; GCN-DENORM: v_div_fmas_f32 393 ; GCN-DENORM: v_div_fmas_f32 410 ; GCN-DENORM: v_div_fmas_f32 427 ; GCN-DENORM: v_div_fmas_f32 445 ; GCN-DENORM: v_div_fmas_f32
|
D | fdiv.ll | 28 ; GCN: v_div_fmas_f32 [[FMAS:v[0-9]+]], [[F]], [[B]], [[E]] 53 ; GCN: v_div_fmas_f32 [[FMAS:v[0-9]+]], [[F]], [[B]], [[E]] 78 ; GCN: v_div_fmas_f32
|
D | frem.ll | 13 ; GCN: v_div_fmas_f32
|
D | fdiv.f16.ll | 20 ; SI: v_div_fmas_f32
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | VOP3Instructions.td | 309 // v_div_fmas_f32: 314 def V_DIV_FMAS_F32 : VOP3_Pseudo <"v_div_fmas_f32", VOP_F32_F32_F32_F32_VCC,
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 1843 // v_div_fmas_f32: 1848 defm V_DIV_FMAS_F32 : VOP3_VCC_Inst <vop3<0x16f, 0x1e2>, "v_div_fmas_f32",
|
/external/swiftshader/third_party/llvm-7.0/llvm/docs/ |
D | AMDGPUAsmGFX7.rst | 940 …v_div_fmas_f32 dst, src0, src1, src2 :ref:`clamp<amdgpu_synid_clamp>` :re…
|
D | AMDGPUAsmGFX8.rst | 1196 …v_div_fmas_f32 dst, src0, src1, src2 :ref:`clamp<amdgpu_synid_clamp>` :re…
|
D | AMDGPUAsmGFX9.rst | 1378 …v_div_fmas_f32 dst, src0, src1, src2 :ref:`clamp<amdgpu_synid_clamp>` :re…
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AMDGPU/ |
D | gfx8_dasm_all.txt | 46611 # CHECK: v_div_fmas_f32 v5, v1, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0x01,0x05,0x0e,0x04] 46614 # CHECK: v_div_fmas_f32 v255, v1, v2, v3 ; encoding: [0xff,0x00,0xe2,0xd1,0x01,0x05,0x0e,0x04] 46617 # CHECK: v_div_fmas_f32 v5, v255, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0xff,0x05,0x0e,0x04] 46620 # CHECK: v_div_fmas_f32 v5, 0, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0x80,0x04,0x0e,0x04] 46623 # CHECK: v_div_fmas_f32 v5, -1, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0xc1,0x04,0x0e,0x04] 46626 # CHECK: v_div_fmas_f32 v5, 0.5, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0xf0,0x04,0x0e,0x04] 46629 # CHECK: v_div_fmas_f32 v5, -4.0, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0xf7,0x04,0x0e,0x04] 46632 # CHECK: v_div_fmas_f32 v5, v1, v255, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0x01,0xff,0x0f,0x04] 46635 # CHECK: v_div_fmas_f32 v5, v1, 0, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0x01,0x01,0x0d,0x04] 46638 # CHECK: v_div_fmas_f32 v5, v1, -1, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0x01,0x83,0x0d,0x04] [all …]
|
D | gfx9_dasm_all.txt | 39435 # CHECK: v_div_fmas_f32 v5, v1, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0x01,0x05,0x0e,0x04] 39438 # CHECK: v_div_fmas_f32 v255, v1, v2, v3 ; encoding: [0xff,0x00,0xe2,0xd1,0x01,0x05,0x0e,0x04] 39441 # CHECK: v_div_fmas_f32 v5, v255, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0xff,0x05,0x0e,0x04] 39444 # CHECK: v_div_fmas_f32 v5, 0, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0x80,0x04,0x0e,0x04] 39447 # CHECK: v_div_fmas_f32 v5, -1, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0xc1,0x04,0x0e,0x04] 39450 # CHECK: v_div_fmas_f32 v5, 0.5, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0xf0,0x04,0x0e,0x04] 39453 # CHECK: v_div_fmas_f32 v5, -4.0, v2, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0xf7,0x04,0x0e,0x04] 39456 # CHECK: v_div_fmas_f32 v5, v1, v255, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0x01,0xff,0x0f,0x04] 39459 # CHECK: v_div_fmas_f32 v5, v1, 0, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0x01,0x01,0x0d,0x04] 39462 # CHECK: v_div_fmas_f32 v5, v1, -1, v3 ; encoding: [0x05,0x00,0xe2,0xd1,0x01,0x83,0x0d,0x04] [all …]
|