Home
last modified time | relevance | path

Searched refs:VAR1 (Results 1 – 25 of 32) sorted by relevance

12

/external/arm-neon-tests/
Dstm-arm-neon-ref.h771 #define TEST_MACRO_64BITS_SIGNED_VARIANTS_2_5(MACRO, VAR1, VAR2) \ argument
772 MACRO(VAR1, VAR2, , int, s, 8, 8); \
773 MACRO(VAR1, VAR2, , int, s, 16, 4); \
774 MACRO(VAR1, VAR2, , int, s, 32, 2); \
775 MACRO(VAR1, VAR2 , , int, s, 64, 1)
777 #define TEST_MACRO_64BITS_UNSIGNED_VARIANTS_2_5(MACRO, VAR1, VAR2) \ argument
778 MACRO(VAR1, VAR2, , uint, u, 8, 8); \
779 MACRO(VAR1, VAR2, , uint, u, 16, 4); \
780 MACRO(VAR1, VAR2, , uint, u, 32, 2); \
781 MACRO(VAR1, VAR2, , uint, u, 64, 1)
[all …]
/external/llvm/test/Transforms/InstCombine/
Dselect-cmp-cttz-ctlz.ll141 ; CHECK: [[VAR1:%[a-zA-Z0-9]+]] = tail call i16 @llvm.cttz.i16(i16 %x, i1 false)
142 ; CHECK-NEXT: [[VAR2:%[a-zA-Z0-9]+]] = zext i16 [[VAR1]] to i32
154 ; CHECK: [[VAR1:%[a-zA-Z0-9]+]] = tail call i16 @llvm.cttz.i16(i16 %x, i1 false)
155 ; CHECK-NEXT: [[VAR2:%[a-zA-Z0-9]+]] = zext i16 [[VAR1]] to i64
167 ; CHECK: [[VAR1:%[a-zA-Z0-9]+]] = tail call i32 @llvm.cttz.i32(i32 %x, i1 false)
168 ; CHECK-NEXT: [[VAR2:%[a-zA-Z0-9]+]] = zext i32 [[VAR1]] to i64
180 ; CHECK: [[VAR1:%[a-zA-Z0-9]+]] = tail call i16 @llvm.ctlz.i16(i16 %x, i1 false)
181 ; CHECK-NEXT: [[VAR2:%[a-zA-Z0-9]+]] = zext i16 [[VAR1]] to i32
193 ; CHECK: [[VAR1:%[a-zA-Z0-9]+]] = tail call i16 @llvm.ctlz.i16(i16 %x, i1 false)
194 ; CHECK-NEXT: [[VAR2:%[a-zA-Z0-9]+]] = zext i16 [[VAR1]] to i64
[all …]
Dvec_shuffle.ll315 ; CHECK-NEXT: [[VAR1:%[a-zA-Z0-9.]+]] = fsub fast <4 x float> %v1, %v2
316 ; CHECK-NEXT: shufflevector <4 x float> [[VAR1]], <4 x float> undef, <4 x i32> <i32 1, i32 2, i32 3…
329 ; CHECK: [[VAR1:%[a-zA-Z0-9.]+]] = add <4 x i32> %v1, <i32 4, i32 1, i32 2, i32 3>
330 ; CHECK: [[VAR2:%[a-zA-Z0-9.]+]] = shufflevector <4 x i32> [[VAR1]], <4 x i32> undef, <4 x i32> <i3…
354 ; CHECK: [[VAR1:%[a-zA-Z0-9.]+]] = mul <4 x i32> %v, %v
355 ; CHECK: [[VAR2:%[a-zA-Z0-9.]+]] = shufflevector <4 x i32> [[VAR1]], <4 x i32> undef, <4 x i32> zer…
381 ; CHECK: [[VAR1:%[a-zA-Z0-9.]+]] = mul <8 x i16> %in0, %in1
382 ; CHECK: [[VAR2:%[a-zA-Z0-9.]+]] = shufflevector <8 x i16> [[VAR1]], <8 x i16> undef, <4 x i32> <i3…
/external/clang/test/CodeGenCXX/
Dmangle-local-class-names.cpp19 SSSS VAR1(IVAR1); in FUNC() local
43 SSSS VAR1(IVAR1); in GORF() local
66 SSSS VAR1(x); in OmittingCode() local
/external/llvm-project/clang/test/CodeGenCXX/
Dmangle-local-class-names.cpp19 SSSS VAR1(IVAR1); in FUNC() local
43 SSSS VAR1(IVAR1); in GORF() local
66 SSSS VAR1(x); in OmittingCode() local
/external/llvm-project/llvm/test/CodeGen/Generic/MIRDebugify/
Dlocations-and-values.mir25 ; VALUE: [[VAR1:![0-9]+]] = !DILocalVariable(name: "1"
42 ; VALUE: DBG_VALUE %0(s32), $noreg, [[VAR1]], !DIExpression(), debug-location [[L1]]
46 ; VALUE: DBG_VALUE %2(s32), $noreg, [[VAR1]], !DIExpression(), debug-location [[L3]]
48 … ; VALUE: DBG_VALUE %3(s32), $noreg, [[VAR1]], !DIExpression(), debug-location !DILocation(line: 4
50 … ; VALUE: DBG_VALUE %4(s32), $noreg, [[VAR1]], !DIExpression(), debug-location !DILocation(line: 5
/external/llvm-project/llvm/test/CodeGen/PowerPC/
Dpr39815.ll21 ; CHECK-DAG: addis [[REG1:[0-9]+]], [[REG2:[0-9]+]], [[VAR1:[a-z0-9A-Z_.]+]]@toc@ha
22 ; CHECK-DAG: ld [[REG3:[0-9]+]], [[VAR1]]@toc@l([[REG1]])
/external/llvm-project/mlir/test/Dialect/SPIRV/Transforms/
Dabi-interface.mlir11 …// CHECK-DAG: spv.globalVariable [[VAR1:@.*]] bind(0, 1) : !spv.ptr<!spv.struct<(!spv.array<12 …
19 // CHECK: [[ARG1:%.*]] = spv.mlir.addressof [[VAR1]]
/external/llvm/test/Transforms/IndVarSimplify/
Dloop_evaluate_1.ll26 ; CHECK: [[VAR1:%.+]] = add i32 %arg, -11
27 ; CHECK: [[VAR2:%.+]] = lshr i32 [[VAR1]], 1
/external/llvm-project/llvm/test/Transforms/LoopVectorize/
Dreduction-order.ll11 ; CHECK-NEXT: %[[VAR1:.*]] = add <4 x i32> <i32 3, i32 3, i32 3, i32 3>, %vec.phi1
14 ; CHECK-NEXT: select <4 x i1> {{.*}}, <4 x i32> %[[VAR1]], <4 x i32>
Dstore-shuffle-bug.ll21 ; CHECK: [[VAR1:%[a-zA-Z0-9.]+]] = load <4 x i32>
23 ; CHECK: [[VAR3:%[a-zA-Z0-9]+]] = add nsw <4 x i32> [[VAR2]], [[VAR1]]
/external/llvm-project/mlir/test/Conversion/GPUToSPIRV/
Dloop.mlir69 // CHECK: %[[VAR1:.*]] = spv.Variable : !spv.ptr<f32, Function>
79 // CHECK-DAG: spv.Store "Function" %[[VAR1]], %[[UPDATED]] : f32
89 // CHECK-DAG: %[[OUT1:.*]] = spv.Load "Function" %[[VAR1]] : f32
Dif.mlir95 // CHECK: %[[VAR1:.*]] = spv.Variable : !spv.ptr<f32, Function>
102 // CHECK-DAG: spv.Store "Function" %[[VAR1]], %[[RET1TRUE]] : f32
108 // CHECK-DAG: spv.Store "Function" %[[VAR1]], %[[RET1FALSE]] : f32
114 // CHECK-DAG: %[[OUT1:.*]] = spv.Load "Function" %[[VAR1]] : f32
/external/llvm/test/Transforms/LoopVectorize/
Dinduction-step.ll17 ; CHECK: %[[VAR1:.*]] = insertelement <8 x i32> undef, i32 %[[INT_INC]], i32 0
18 ; CHECK: %[[VAR2:.*]] = shufflevector <8 x i32> %[[VAR1]], <8 x i32> undef, <8 x i32> zeroinitiali…
73 ; CHECK: %[[VAR1:.*]] = insertelement <8 x i32> undef, i32 %[[INDVAR1]], i32 0
74 ; CHECK: %[[VAR2:.*]] = shufflevector <8 x i32> %[[VAR1]], <8 x i32> undef, <8 x i32> zeroinitiali…
Dstore-shuffle-bug.ll22 ; CHECK: [[VAR1:%[a-zA-Z0-9.]+]] = load <4 x i32>
24 ; CHECK: [[VAR3:%[a-zA-Z0-9]+]] = add nsw <4 x i32> [[VAR2]], [[VAR1]]
/external/pcre/dist2/cmake/
DFindPackageHandleStandardArgs.cmake1 # FIND_PACKAGE_HANDLE_STANDARD_ARGS(NAME (DEFAULT_MSG|"Custom failure message") VAR1 ... )
14 # If it is found, the location is reported using the VAR1 argument, so
/external/llvm/test/CodeGen/Hexagon/
Dextload-combine.ll29 ; CHECK: [[VAR1:r[0-9]+]]{{ *}}={{ *}}memh(##
30 ; CHECK: sxtw([[VAR1]])
/external/llvm-project/llvm/test/DebugInfo/X86/
Dsroasplit-dbg-declare.ll52 ; CHECK: %[[VAR1:.*]] = alloca i32
54 ; CHECK-NEXT: call void @llvm.dbg.declare(metadata i32* %[[VAR1]]
/external/llvm-project/llvm/test/CodeGen/Hexagon/
Dextload-combine.ll29 ; CHECK: [[VAR1:r[0-9]+]] = memh(##
30 ; CHECK: sxtw([[VAR1]])
/external/eigen/bench/btl/cmake/
DFindPackageHandleStandardArgs.cmake1 # FIND_PACKAGE_HANDLE_STANDARD_ARGS(NAME (DEFAULT_MSG|"Custom failure message") VAR1 ... )
16 # If it is found, the location is reported using the VAR1 argument, so
/external/llvm-project/clang/test/Modules/Inputs/nested-template-default-arg-redecl/
Dmodule.modulemap7 module VAR1 {
/external/llvm-project/llvm/test/Transforms/HotColdSplit/
Dtransfer-debug-info.ll26 ; CHECK-NEXT: llvm.dbg.value(metadata i32 [[ADD1]], metadata [[VAR1:![0-9]+]], metadata !DIExpressi…
29 ; CHECK-NEXT: llvm.dbg.value(metadata i32 [[ADD1]], metadata [[VAR1]], metadata !DIExpression(DW_OP…
/external/clang/test/CodeGenObjC/
Darc-unoptimized-byref-var.m8 // CHECK-UNOPT: [[X2:%.*]] = getelementptr inbounds [[BYREF_T:%.*]], [[BYREF_T:%.*]]* [[VAR1:%.*]],…
/external/llvm-project/clang/test/CodeGenObjC/
Darc-unoptimized-byref-var.m9 // CHECK-UNOPT: [[X2:%.*]] = getelementptr inbounds [[BYREF_T:%.*]], [[BYREF_T:%.*]]* [[VAR1:%.*]],…
/external/llvm-project/llvm/test/Transforms/Inline/
Dno-inline-line-tables.ll50 ; CHECK: %{{[0-9]+}} = load i32, i32* %x.addr.i, align 4, !dbg ![[VAR1:[0-9]+]]
62 ; CHECK: ![[VAR1]] = !DILocation(line: 10, scope: ![[SCOPE:[0-9]+]])

12