| /art/runtime/gc/accounting/ |
| D | space_bitmap-inl.h | 38 const uword mask = OffsetToMask(offset); in AtomicTestAndSet() local
164 const uword mask = OffsetToMask(offset); in Modify() local
|
| /art/runtime/arch/arm64/ |
| D | memcmp16_arm64.S | 45 #define mask x13 macro
|
| /art/compiler/dex/quick/ |
| D | mir_to_lir-inl.h | 143 inline void Mir2Lir::SetupRegMask(ResourceMask* mask, int reg) { in SetupRegMask()
152 inline void Mir2Lir::ClearRegMask(ResourceMask* mask, int reg) { in ClearRegMask()
|
| D | resource_mask.cc | 143 const ResourceMask* ResourceMaskCache::GetMask(const ResourceMask& mask) { in GetMask()
|
| D | local_optimizations.cc | 24 #define LOAD_STORE_CHECK_REG_DEP(mask, check) (mask.Intersects(*check->u.m.def_mask)) argument
|
| D | codegen_util.cc | 136 ResourceMask mask; in SetMemRefType() local
|
| D | ralloc_util.cc | 41 Mir2Lir::RegisterInfo::RegisterInfo(RegStorage r, const ResourceMask& mask) in RegisterInfo()
|
| /art/compiler/dex/quick/mips/ |
| D | target_mips.cc | 287 void MipsMir2Lir::DumpResourceMask(LIR *mips_lir, const ResourceMask& mask, const char *prefix) { in DumpResourceMask()
532 uint32_t mask = core_spill_mask_; in SpillCoreRegs() local
547 uint32_t mask = core_spill_mask_; in UnSpillCoreRegs() local
|
| /art/disassembler/ |
| D | disassembler_mips.cc | 29 uint32_t mask; member
|
| D | disassembler_arm.cc | 1873 uint32_t mask = opB; in DumpThumb16() local
|
| /art/runtime/ |
| D | instruction_set.h | 189 explicit InstructionSetFeatures(uint32_t mask) : mask_(mask) {} in InstructionSetFeatures()
|
| D | stack_map.h | 176 void SetRegisterMask(uint32_t mask) { in SetRegisterMask()
|
| D | mem_map.cc | 111 constexpr uintptr_t mask = mask_ones & ~(kPageSize - 1); in CreateStartPos() local
|
| D | stack.cc | 283 uint64_t mask = 0xffffffff; in SetVReg() local
|
| /art/compiler/dex/quick/x86/ |
| D | target_x86.cc | 397 void X86Mir2Lir::DumpResourceMask(LIR *x86LIR, const ResourceMask& mask, const char *prefix) { in DumpResourceMask()
696 uint32_t mask = core_spill_mask_ & ~(1 << rs_rRET.GetRegNum()); in SpillCoreRegs() local
713 uint32_t mask = core_spill_mask_ & ~(1 << rs_rRET.GetRegNum()); in UnSpillCoreRegs() local
729 uint32_t mask = fp_spill_mask_; in SpillFPRegs() local
743 uint32_t mask = fp_spill_mask_; in UnSpillFPRegs() local
1622 uint32_t mask = core_spill_mask_ & ~(1 << rs_rRET.GetRegNum()); in ReturnCallFrameInformation() local
|
| /art/compiler/dex/quick/arm64/ |
| D | target_arm64.cc | 308 unsigned mask = (unsigned)(width - 1); in DecodeLogicalImmediate() local
520 void Arm64Mir2Lir::DumpResourceMask(LIR* arm_lir, const ResourceMask& mask, const char* prefix) { in DumpResourceMask()
|
| D | utility_arm64.cc | 257 uint64_t mask = (UINT64_C(1) << (width >> 1)) - 1; in EncodeLogicalImmediate() local
|
| /art/runtime/mirror/ |
| D | art_method.h | 128 uint32_t mask = kAccFastNative | kAccNative; in IsFastNative() local
|
| /art/compiler/dex/quick/arm/ |
| D | target_arm.cc | 491 void ArmMir2Lir::DumpResourceMask(LIR* arm_lir, const ResourceMask& mask, const char* prefix) { in DumpResourceMask()
|
| D | int_arm.cc | 44 int mask; in OpIT() local
72 int mask; in UpdateIT() local
|
| /art/runtime/gc/allocator/ |
| D | rosalloc.cc | 867 const uint32_t mask = 1U << ffz; in AllocSlot() local
908 const uint32_t mask = 1U << vec_off; in FreeSlot() local
1020 const uint32_t mask = 1U << vec_off; in MarkFreeBitMapShared() local
|
| /art/compiler/utils/arm/ |
| D | assembler_thumb2.cc | 1985 uint8_t mask = ToItMask(i1, firstcond0, 3); in it() local
|