| /external/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineSimplifyDemanded.cpp | 154 APInt LHSKnownZero(BitWidth, 0), LHSKnownOne(BitWidth, 0); in SimplifyDemandedUseBits() local
175 computeKnownBits(I->getOperand(0), LHSKnownZero, LHSKnownOne, Depth + 1, in SimplifyDemandedUseBits()
181 if ((DemandedMask & ~LHSKnownZero & RHSKnownOne) == in SimplifyDemandedUseBits()
182 (DemandedMask & ~LHSKnownZero)) in SimplifyDemandedUseBits()
189 if ((DemandedMask & (RHSKnownZero|LHSKnownZero)) == DemandedMask) in SimplifyDemandedUseBits()
199 computeKnownBits(I->getOperand(0), LHSKnownZero, LHSKnownOne, Depth + 1, in SimplifyDemandedUseBits()
208 if ((DemandedMask & ~RHSKnownOne & LHSKnownZero) == in SimplifyDemandedUseBits()
217 if ((DemandedMask & (~LHSKnownZero) & RHSKnownOne) == in SimplifyDemandedUseBits()
218 (DemandedMask & (~LHSKnownZero))) in SimplifyDemandedUseBits()
226 computeKnownBits(I->getOperand(0), LHSKnownZero, LHSKnownOne, Depth + 1, in SimplifyDemandedUseBits()
[all …]
|
| D | InstCombineAddSub.cpp | 917 APInt LHSKnownZero(BitWidth, 0); in WillNotOverflowSignedAdd() local
919 computeKnownBits(LHS, LHSKnownZero, LHSKnownOne, 0, &CxtI); in WillNotOverflowSignedAdd()
928 (LHSKnownZero[BitWidth - 1] && RHSKnownOne[BitWidth - 1])) in WillNotOverflowSignedAdd()
932 if (checkRippleForAdd(LHSKnownZero, RHSKnownZero)) in WillNotOverflowSignedAdd()
934 if (checkRippleForAdd(RHSKnownZero, LHSKnownZero)) in WillNotOverflowSignedAdd()
954 APInt LHSKnownZero(BitWidth, 0); in WillNotOverflowSignedSub() local
956 computeKnownBits(LHS, LHSKnownZero, LHSKnownOne, 0, &CxtI); in WillNotOverflowSignedSub()
965 (LHSKnownZero[BitWidth - 1] && RHSKnownZero[BitWidth - 1])) in WillNotOverflowSignedSub()
1112 APInt LHSKnownZero(IT->getBitWidth(), 0); in visitAdd() local
1113 computeKnownBits(XorLHS, LHSKnownZero, LHSKnownOne, 0, &I); in visitAdd()
[all …]
|
| /external/llvm/lib/Analysis/ |
| D | ValueTracking.cpp | 224 APInt LHSKnownZero(BitWidth, 0), LHSKnownOne(BitWidth, 0); in computeKnownBitsAddSub() local
225 computeKnownBits(Op0, LHSKnownZero, LHSKnownOne, DL, Depth + 1, Q); in computeKnownBitsAddSub()
236 APInt PossibleSumZero = ~LHSKnownZero + ~KnownZero2 + CarryIn; in computeKnownBitsAddSub()
240 APInt CarryKnownZero = ~(PossibleSumZero ^ LHSKnownZero ^ KnownZero2); in computeKnownBitsAddSub()
244 APInt LHSKnown = LHSKnownZero | LHSKnownOne; in computeKnownBitsAddSub()
261 if (LHSKnownZero.isNegative() && KnownZero2.isNegative()) in computeKnownBitsAddSub()
1279 APInt LHSKnownZero(BitWidth, 0), LHSKnownOne(BitWidth, 0); in computeKnownBits() local
1280 computeKnownBits(I->getOperand(0), LHSKnownZero, LHSKnownOne, DL, in computeKnownBits()
1283 if (LHSKnownZero.isNegative()) in computeKnownBits()
2960 APInt LHSKnownZero(BitWidth, 0); in computeOverflowForUnsignedMul() local
[all …]
|
| D | InstructionSimplify.cpp | 2997 APInt LHSKnownZero(BitWidth, 0); in SimplifyICmpInst() local
2999 computeKnownBits(LHS, LHSKnownZero, LHSKnownOne, Q.DL, /*Depth=*/0, Q.AC, in SimplifyICmpInst()
3002 if (((LHSKnownZero & RHSVal) != 0) || ((LHSKnownOne & ~RHSVal) != 0)) in SimplifyICmpInst()
|
| /external/llvm/lib/Transforms/Scalar/ |
| D | SeparateConstOffsetFromGEP.cpp | 666 APInt LHSKnownOne, LHSKnownZero, RHSKnownOne, RHSKnownZero; in NoCommonBits() local
667 ComputeKnownBits(LHS, LHSKnownOne, LHSKnownZero); in NoCommonBits()
669 return (LHSKnownZero | RHSKnownZero).isAllOnesValue(); in NoCommonBits()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelDAGToDAG.cpp | 2581 APInt LHSKnownZero, LHSKnownOne; in Select() local
2582 CurDAG->computeKnownBits(N->getOperand(0), LHSKnownZero, LHSKnownOne); in Select()
2586 if ((LHSKnownZero.getZExtValue()|~(uint64_t)Imm) == ~0ULL) in Select()
|
| D | PPCISelLowering.cpp | 1486 APInt LHSKnownZero, LHSKnownOne; in SelectAddressRegReg() local
1489 LHSKnownZero, LHSKnownOne); in SelectAddressRegReg()
1491 if (LHSKnownZero.getBoolValue()) { in SelectAddressRegReg()
1496 if (~(LHSKnownZero | RHSKnownZero) == 0) { in SelectAddressRegReg()
1592 APInt LHSKnownZero, LHSKnownOne; in SelectAddressRegImm() local
1593 DAG.computeKnownBits(N.getOperand(0), LHSKnownZero, LHSKnownOne); in SelectAddressRegImm()
1595 if ((LHSKnownZero.getZExtValue()|~(uint64_t)imm) == ~0ULL) { in SelectAddressRegImm()
|