| /external/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMBaseInfo.h | 255 inline static const char *AddrModeToString(AddrMode addrmode) { in AddrModeToString() argument
256 switch (addrmode) { in AddrModeToString()
|
| /external/v8/src/arm64/ |
| D | assembler-arm64-inl.h | 466 MemOperand::MemOperand(Register base, int64_t offset, AddrMode addrmode)
467 : base_(base), regoffset_(NoReg), offset_(offset), addrmode_(addrmode),
500 MemOperand::MemOperand(Register base, const Operand& offset, AddrMode addrmode)
501 : base_(base), addrmode_(addrmode) {
509 DCHECK(addrmode == Offset);
523 DCHECK(addrmode == Offset);
|
| D | simulator-arm64.h | 668 AddrMode addrmode);
669 void LoadStorePairHelper(Instruction* instr, AddrMode addrmode);
671 AddrMode addrmode);
674 AddrMode addrmode);
|
| D | simulator-arm64.cc | 1589 AddrMode addrmode) { in LoadStoreHelper() argument
1592 uintptr_t address = LoadStoreAddress(addr_reg, offset, addrmode); in LoadStoreHelper()
1603 LoadStoreWriteBack(addr_reg, offset, addrmode); in LoadStoreHelper()
1662 LoadStoreWriteBack(addr_reg, offset, addrmode); in LoadStoreHelper()
1687 AddrMode addrmode) { in LoadStorePairHelper() argument
1693 uintptr_t address = LoadStoreAddress(addr_reg, offset, addrmode); in LoadStorePairHelper()
1705 LoadStoreWriteBack(addr_reg, offset, addrmode); in LoadStorePairHelper()
1807 LoadStoreWriteBack(addr_reg, offset, addrmode); in LoadStorePairHelper()
1845 AddrMode addrmode) { in LoadStoreAddress() argument
1855 if ((addrmode == Offset) || (addrmode == PreIndex)) { in LoadStoreAddress()
[all …]
|
| D | assembler-arm64.h | 632 AddrMode addrmode = Offset);
643 AddrMode addrmode = Offset);
648 AddrMode addrmode() const { return addrmode_; } in addrmode() function
|
| D | assembler-arm64.cc | 466 (operandA.addrmode() != Offset) || in AreConsistentForPair()
467 (operandB.addrmode() != Offset) || in AreConsistentForPair()
|
| /external/vixl/src/vixl/a64/ |
| D | simulator-a64.cc | 1079 AddrMode addrmode) { in LoadStoreHelper() argument
1081 uintptr_t address = AddressModeHelper(instr->Rn(), offset, addrmode); in LoadStoreHelper()
1174 AddrMode addrmode) { in LoadStorePairHelper() argument
1179 uintptr_t address = AddressModeHelper(instr->Rn(), offset, addrmode); in LoadStorePairHelper()
1492 AddrMode addrmode) { in AddressModeHelper() argument
1502 if ((addrmode == PreIndex) || (addrmode == PostIndex)) { in AddressModeHelper()
1507 RegLogMode log_mode = (addrmode == PreIndex) ? LogRegWrites : NoRegLog; in AddressModeHelper()
1511 if ((addrmode == Offset) || (addrmode == PreIndex)) { in AddressModeHelper()
|
| D | simulator-a64.h | 1293 AddrMode addrmode);
1294 void LoadStorePairHelper(const Instruction* instr, AddrMode addrmode);
1297 AddrMode addrmode);
|
| D | assembler-a64.cc | 377 MemOperand::MemOperand(Register base, int64_t offset, AddrMode addrmode) in MemOperand() argument
378 : base_(base), regoffset_(NoReg), offset_(offset), addrmode_(addrmode) { in MemOperand()
410 MemOperand::MemOperand(Register base, const Operand& offset, AddrMode addrmode) in MemOperand() argument
411 : base_(base), regoffset_(NoReg), addrmode_(addrmode) { in MemOperand()
417 VIXL_ASSERT((addrmode == Offset) || (addrmode == PostIndex)); in MemOperand()
431 VIXL_ASSERT(addrmode == Offset); in MemOperand()
|
| D | assembler-a64.h | 720 AddrMode addrmode = Offset);
731 AddrMode addrmode = Offset);
736 AddrMode addrmode() const { return addrmode_; } in addrmode() function
|
| D | macro-assembler-a64.cc | 1357 VIXL_ASSERT(mem_op.addrmode() == Offset); in ComputeAddress()
|
| /external/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 3375 unsigned addrmode = fieldFromInstruction(Insn, 4, 2); in DecodeT2LoadShift() local
3376 addrmode |= fieldFromInstruction(Insn, 0, 4) << 2; in DecodeT2LoadShift()
3377 addrmode |= fieldFromInstruction(Insn, 16, 4) << 6; in DecodeT2LoadShift()
3378 if (!Check(S, DecodeT2AddrModeSOReg(Inst, addrmode, Address, Decoder))) in DecodeT2LoadShift()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 4835 class SExtLoadi8CVTf32Pat<dag addrmode, dag INST>
4836 : Pat<(f32 (sint_to_fp (i32 (sextloadi8 addrmode)))),
4860 class SExtLoadi16CVTf32Pat<dag addrmode, dag INST>
4861 : Pat<(f32 (sint_to_fp (i32 (sextloadi16 addrmode)))),
4888 class SExtLoadi16CVTf64Pat<dag addrmode, dag INST>
4889 : Pat <(f64 (sint_to_fp (i32 (sextloadi16 addrmode)))),
4912 class SExtLoadi32CVTf64Pat<dag addrmode, dag INST>
4913 : Pat <(f64 (sint_to_fp (i32 (load addrmode)))),
|