Home
last modified time | relevance | path

Searched refs:tiling_info (Results 1 – 10 of 10) sorted by relevance

/external/mesa3d/src/gallium/drivers/r600/
Dr600_pipe.c779 rscreen->tiling_info.num_channels = 1; in r600_interpret_tiling()
782 rscreen->tiling_info.num_channels = 2; in r600_interpret_tiling()
785 rscreen->tiling_info.num_channels = 4; in r600_interpret_tiling()
788 rscreen->tiling_info.num_channels = 8; in r600_interpret_tiling()
796 rscreen->tiling_info.num_banks = 4; in r600_interpret_tiling()
799 rscreen->tiling_info.num_banks = 8; in r600_interpret_tiling()
807 rscreen->tiling_info.group_bytes = 256; in r600_interpret_tiling()
810 rscreen->tiling_info.group_bytes = 512; in r600_interpret_tiling()
822 rscreen->tiling_info.num_channels = 1; in evergreen_interpret_tiling()
825 rscreen->tiling_info.num_channels = 2; in evergreen_interpret_tiling()
[all …]
Dr600_texture.c335 unsigned num_pipes = rscreen->tiling_info.num_channels; in r600_texture_get_cmask_info()
336 unsigned pipe_interleave_bytes = rscreen->tiling_info.group_bytes; in r600_texture_get_cmask_info()
Dr600_pipe.h164 struct r600_tiling_info tiling_info; member
Devergreen_state.c1065 nbanks = eg_num_banks(rscreen->tiling_info.num_banks); in evergreen_create_sampler_view()
1307 nbanks = eg_num_banks(rscreen->tiling_info.num_banks); in evergreen_init_color_surface()
1473 nbanks = eg_num_banks(rscreen->tiling_info.num_banks); in evergreen_init_depth_surface()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dradeonsi_pipe.c593 rscreen->tiling_info.num_channels = 1; in evergreen_interpret_tiling()
596 rscreen->tiling_info.num_channels = 2; in evergreen_interpret_tiling()
599 rscreen->tiling_info.num_channels = 4; in evergreen_interpret_tiling()
602 rscreen->tiling_info.num_channels = 8; in evergreen_interpret_tiling()
610 rscreen->tiling_info.num_banks = 4; in evergreen_interpret_tiling()
613 rscreen->tiling_info.num_banks = 8; in evergreen_interpret_tiling()
616 rscreen->tiling_info.num_banks = 16; in evergreen_interpret_tiling()
624 rscreen->tiling_info.group_bytes = 256; in evergreen_interpret_tiling()
627 rscreen->tiling_info.group_bytes = 512; in evergreen_interpret_tiling()
640 rscreen->tiling_info.group_bytes = 512; in r600_init_tiling()
Dradeonsi_pipe.h70 struct r600_tiling_info tiling_info; member
/external/libdrm/amdgpu/
Damdgpu_bo.c132 args.data.tiling_info = info->tiling_info; in amdgpu_bo_set_metadata()
188 info->metadata.tiling_info = metadata.data.tiling_info; in amdgpu_bo_query_info()
Damdgpu.h177 uint64_t tiling_info; member
/external/libdrm/include/drm/
Damdgpu_drm.h236 uint64_t tiling_info; member
/external/kernel-headers/original/uapi/drm/
Damdgpu_drm.h236 uint64_t tiling_info; member