Home
last modified time | relevance | path

Searched refs:ShiftDP (Results 1 – 11 of 11) sorted by relevance

/external/v8/src/arm64/
Ddisasm-arm64.cc314 if (rn_is_zr && (instr->ImmDPShift() == 0) && (instr->ShiftDP() == LSL)) { in VisitLogicalShifted()
1514 DCHECK(instr->ShiftDP() <= 0x3); in SubstituteShiftField()
1518 DCHECK(instr->ShiftDP() != ROR); in SubstituteShiftField()
1523 AppendToOutput(", %s #%" PRId32, shift_type[instr->ShiftDP()], in SubstituteShiftField()
Dconstants-arm64.h140 V_(ShiftDP, 23, 22, Bits) \
Dassembler-arm64-inl.h1108 Instr Assembler::ShiftDP(Shift shift) {
Dsimulator-arm64.cc1417 Shift shift_type = static_cast<Shift>(instr->ShiftDP()); in VisitAddSubShifted()
1464 Shift shift_type = static_cast<Shift>(instr->ShiftDP()); in VisitLogicalShifted()
Dassembler-arm64.h1723 inline static Instr ShiftDP(Shift shift);
Dassembler-arm64.cc2452 ShiftDP(operand.shift()) | ImmDPShift(operand.shift_amount()) | in DataProcShiftedRegister()
/external/vixl/src/vixl/a64/
Ddisasm-a64.cc328 if (rn_is_zr && (instr->ImmDPShift() == 0) && (instr->ShiftDP() == LSL)) { in VisitLogicalShifted()
3238 VIXL_ASSERT(instr->ShiftDP() <= 0x3); in SubstituteShiftField()
3242 VIXL_ASSERT(instr->ShiftDP() != ROR); in SubstituteShiftField()
3248 AppendToOutput(", %s #%" PRId32, shift_type[instr->ShiftDP()], in SubstituteShiftField()
Dconstants-a64.h67 V_(ShiftDP, 23, 22, Bits) \
Dsimulator-a64.cc923 static_cast<Shift>(instr->ShiftDP()), in VisitAddSubShifted()
966 Shift shift_type = static_cast<Shift>(instr->ShiftDP()); in VisitLogicalShifted()
Dassembler-a64.h3931 static Instr ShiftDP(Shift shift) { in ShiftDP() function
Dassembler-a64.cc4890 ShiftDP(operand.shift()) | ImmDPShift(operand.shift_amount()) | in DataProcShiftedRegister()