Home
last modified time | relevance | path

Searched refs:X86InstrInfo (Results 1 – 25 of 32) sorted by relevance

12

/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86TargetMachine.h45 virtual const X86InstrInfo *getInstrInfo() const { in getInstrInfo()
81 X86InstrInfo InstrInfo;
96 virtual const X86InstrInfo *getInstrInfo() const { in getInstrInfo()
108 X86InstrInfo InstrInfo;
123 virtual const X86InstrInfo *getInstrInfo() const { in getInstrInfo()
DX86CodeEmitter.cpp45 const X86InstrInfo *II;
60 const X86InstrInfo &ii, const TargetData &td, bool is64) in Emitter()
177 if (X86InstrInfo::isX86_64ExtendedReg(MI.getOperand(0))) in determineREX()
181 if (X86InstrInfo::isX86_64ExtendedReg(MI.getOperand(0))) in determineREX()
186 if (X86InstrInfo::isX86_64ExtendedReg(MO)) in determineREX()
192 if (X86InstrInfo::isX86_64ExtendedReg(MI.getOperand(0))) in determineREX()
199 if (X86InstrInfo::isX86_64ExtendedReg(MO)) in determineREX()
213 if (NumOps > e && X86InstrInfo::isX86_64ExtendedReg(MI.getOperand(e))) in determineREX()
219 if (X86InstrInfo::isX86_64ExtendedReg(MO)) in determineREX()
227 if (X86InstrInfo::isX86_64ExtendedReg(MI.getOperand(0))) in determineREX()
[all …]
DX86InstrInfo.cpp86 X86InstrInfo::X86InstrInfo(X86TargetMachine &tm) in X86InstrInfo() function in X86InstrInfo
905 X86InstrInfo::AddTableEntry(RegOp2MemOpTableType &R2MTable, in AddTableEntry()
920 X86InstrInfo::isCoalescableExtInstr(const MachineInstr &MI, in isCoalescableExtInstr()
977 bool X86InstrInfo::isFrameOperand(const MachineInstr *MI, unsigned int Op, in isFrameOperand()
1048 unsigned X86InstrInfo::isLoadFromStackSlot(const MachineInstr *MI, in isLoadFromStackSlot()
1056 unsigned X86InstrInfo::isLoadFromStackSlotPostFE(const MachineInstr *MI, in isLoadFromStackSlotPostFE()
1069 unsigned X86InstrInfo::isStoreToStackSlot(const MachineInstr *MI, in isStoreToStackSlot()
1078 unsigned X86InstrInfo::isStoreToStackSlotPostFE(const MachineInstr *MI, in isStoreToStackSlotPostFE()
1107 X86InstrInfo::isReallyTriviallyReMaterializable(const MachineInstr *MI, in isReallyTriviallyReMaterializable()
1266 void X86InstrInfo::reMaterialize(MachineBasicBlock &MBB, in reMaterialize()
[all …]
DX86.td217 include "X86InstrInfo.td"
219 def X86InstrInfo : InstrInfo;
263 let InstructionSet = X86InstrInfo;
DX86InstrInfo.h127 class X86InstrInfo : public X86GenInstrInfo {
152 explicit X86InstrInfo(X86TargetMachine &tm);
DX86FrameLowering.cpp601 const X86InstrInfo &TII = *TM.getInstrInfo(); in emitPrologue()
914 const X86InstrInfo &TII = *TM.getInstrInfo(); in emitEpilogue()
1312 const X86InstrInfo &TII = *TM.getInstrInfo(); in adjustForSegmentedStacks()
DX86InstrFormats.td77 // Keep in sync with tables in X86InstrInfo.cpp.
157 // TSFlags layout should be kept in sync with X86InstrInfo.h.
DX86FastISel.cpp118 const X86InstrInfo *getInstrInfo() const { in getInstrInfo()
2140 X86InstrInfo &XII = (X86InstrInfo&)TII; in TryToFoldLoad()
DX86InstrInfo.td1 //===- X86InstrInfo.td - Main X86 Instruction Definition ---*- tablegen -*-===//
525 // X86InstrInfo.h. They must be kept in synch.
/external/llvm/lib/Target/X86/
DX86InstrInfo.cpp113 void X86InstrInfo::anchor() {} in anchor()
115 X86InstrInfo::X86InstrInfo(X86Subtarget &STI) in X86InstrInfo() function in X86InstrInfo
2047 X86InstrInfo::AddTableEntry(RegOp2MemOpTableType &R2MTable, in AddTableEntry()
2062 X86InstrInfo::isCoalescableExtInstr(const MachineInstr &MI, in isCoalescableExtInstr()
2109 int X86InstrInfo::getSPAdjust(const MachineInstr &MI) const { in getSPAdjust()
2169 bool X86InstrInfo::isFrameOperand(const MachineInstr &MI, unsigned int Op, in isFrameOperand()
2251 unsigned X86InstrInfo::isLoadFromStackSlot(const MachineInstr &MI, in isLoadFromStackSlot()
2259 unsigned X86InstrInfo::isLoadFromStackSlotPostFE(const MachineInstr &MI, in isLoadFromStackSlotPostFE()
2272 unsigned X86InstrInfo::isStoreToStackSlot(const MachineInstr &MI, in isStoreToStackSlot()
2281 unsigned X86InstrInfo::isStoreToStackSlotPostFE(const MachineInstr &MI, in isStoreToStackSlotPostFE()
[all …]
DCMakeLists.txt27 X86InstrInfo.cpp
DX86Subtarget.h307 X86InstrInfo InstrInfo;
321 const X86InstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
DX86FixupSetCC.cpp59 const X86InstrInfo *TII;
DX86InstrInfo.h141 class X86InstrInfo final : public X86GenInstrInfo {
176 explicit X86InstrInfo(X86Subtarget &STI);
DX86FixupBWInsts.cpp135 const X86InstrInfo *TII;
DX86ExpandPseudo.cpp45 const X86InstrInfo *TII;
DX86.td769 include "X86InstrInfo.td"
771 def X86InstrInfo : InstrInfo;
827 let InstructionSet = X86InstrInfo;
DX86FixupLEAs.cpp103 const X86InstrInfo *TII; // Machine instruction info.
DX86OptimizeLEAs.cpp273 const X86InstrInfo *TII;
DX86Schedule.td632 // HighLatency=10 is optimistic. X86InstrInfo::isHighLatencyDef
DX86FastISel.cpp136 const X86InstrInfo *getInstrInfo() const { in getInstrInfo()
3739 const X86InstrInfo &XII = (const X86InstrInfo &)TII; in tryToFoldLoadIntoMI()
/external/llvm/test/CodeGen/X86/
Dcmpxchg-clobber-flags.ll11 ; in X86InstrInfo::copyPhysReg() is resolved.
Dpeephole-na-phys-copy-folding.ll5 ; X86InstrInfo::copyPhysReg() is resolved.
/external/swiftshader/third_party/LLVM/
DAndroid.mk297 lib/Target/X86/X86InstrInfo.cpp \
/external/swiftshader/
DCMakeLists.txt454 ${LLVM_DIR}/lib/Target/X86/X86InstrInfo.cpp

12