Home
last modified time | relevance | path

Searched refs:mips_builtin_opcodes (Results 1 – 20 of 20) sorted by relevance

/toolchain/binutils/binutils-2.27/opcodes/
DChangeLog-201336 (mips_builtin_opcodes): Reduced element index range for sldi, splati,
95 * mips-opc.c (mips_builtin_opcodes): Add RD_2 to "mfcr" and
106 (mips_builtin_opcodes): Use LM instead of LDD.
275 * mips-opc.c (mips_builtin_opcodes): Likewise.
294 * mips-opc.c (mips_builtin_opcodes): Add a suffixless version of
325 (mips_builtin_opcodes): Add VU0 opcodes. Use "+7" rather than "E"
346 (mips_builtin_opcodes): Use the new position-based read-write flags
384 * mips-opc.c (mips_builtin_opcodes): Remove WR_* and RD_* flags
390 * mips-opc.c (mips_builtin_opcodes): Use WR_31 rather than WR_d
397 * mips-opc.c (mips_builtin_opcodes): Add FP_D to VR5400 vector
[all …]
DChangeLog-201120 * mips-opc.c (mips_builtin_opcodes): Add "pause".
30 (mips_builtin_opcodes): Add "laa", "laad", "lac", "lacd", "lad",
44 (mips_builtin_opcodes): Add "saa" and "saad".
217 (mips_builtin_opcodes): Add "aclr", "aset" and "iret".
291 (mips_builtin_opcodes): Add NODS annotation to "deret" and
635 * mips-opc.c (mips_builtin_opcodes): Correct register use
640 * mips-opc.c (mips_builtin_opcodes): Add "pref" macro.
DChangeLog-201414 * mips-opc.c (mips_builtin_opcodes): Add JALRC alias for
122 (mips_builtin_opcodes): Add dmfgc0, dmtgc0, hypcall, mfgc0, mtgc0,
247 (mips_builtin_opcodes): Add MIPS R6 instructions. Exclude recoded
626 * mips-opc.c (mips_builtin_opcodes): Add MIPS32r5 eretnc instruction.
710 (mips_builtin_opcodes): Add MIPS XPA instructions and move the
792 * mips-opc.c (mips_builtin_opcodes): Move the udi* instructions
DChangeLog-020382 * mips-opc.c (mips_builtin_opcodes): Handle new macros: "lca" and
137 (mips_builtin_opcodes): Add "dext", "dextm", "dextu", "dins",
800 * mips-opc.c (mips_builtin_opcodes): Move "di" into the
822 * mips-opc.c (mips_builtin_opcodes): Add new "+D" variants
845 (mips_builtin_opcodes): Note that "nop" and "ssnop" are special
904 * mips-opc.c (mips_builtin_opcodes): Remove one "ror" and two
1188 (mips_builtin_opcodes): Add vr4120, vr5400 and vr5500 opcodes.
1412 * mips-opc.c (mips_builtin_opcodes): Remove "dla" and "la" as
1478 (mips_builtin_opcodes): Make jalx an I16 insn.
1577 * mips-opc.c (mips_builtin_opcodes): Add drol, dror macros.
[all …]
DChangeLog-201017 (mips_builtin_opcodes): Add loongson3a specific instructions.
22 * mips-opc.c: (mips_builtin_opcodes): Add loongson3a mul/div and
40 (mips_builtin_opcodes): Modify some instructions' membership from
53 * mips-opc.c (mips_builtin_opcodes): Fix formatting of "ld".
74 * mips-opc.c (mips_builtin_opcodes): Move M_LD_OB and M_SD_OB
303 * mips-opc.c (mips_builtin_opcodes): Add "sync_acquire",
DChangeLog-2008398 (mips_builtin_opcodes): Mark c0, c2 and c3 as CP. Add Octeon to the
453 * mips-opc.c (mips_builtin_opcodes): Add Octeon instructions
458 * mips-opc.c (mips_builtin_opcodes): Add Octeon instructions seq,
523 * mips-opc.c (mips_builtin_opcodes): Set field `match' to 0 for
528 * mips-opc.c (mips_builtin_opcodes): Mark prefx and c1
950 (mips_builtin_opcodes): Add Octeon instruction synciobdma.
DChangeLog-0001189 * mips-opc.c (mips_builtin_opcodes): Mark "bgezall" and
209 (mips_builtin_opcodes): Add SB-1 extension opcodes "div.ps",
546 (mips_builtin_opcodes): Added performance counter opcodes mfpc, mfps,
571 (mips_builtin_opcodes): Remove gp32 entry for "move". Add macro
644 * mips-opc.c (mips_builtin_opcodes): Sort c.le.s and c.lt.s
1306 * mips-opc.c (mips_builtin_opcodes): Use the WR_HILO, RD_HILO,
1310 (mips_builtin_opcodes): Remove all uses of M1.
1312 * mips-opc.c (mips_builtin_opcodes): Make the dmfc2 and dmtc2
1324 * mips-opc.c (mips_builtin_opcodes): Finish additions
1339 mips-opc.c (mips_builtin_opcodes): Place "pref" and "ssnop"
[all …]
DChangeLog-2006479 (mips_builtin_opcodes): Add paired single support for MIPS32R2.
492 * mips-opc.c (mips_builtin_opcodes): Fix mftr argument order.
504 * mips-opc.c (mips_builtin_opcodes): Add udi instructions
DChangeLog-2015632 * mips-opc.c (mips_builtin_opcodes): Ditto.
642 * mips-opc.c (mips_builtin_opcodes): Add "sigrie".
1091 * mips-opc.c (mips_builtin_opcodes): Add evp and dvp instructions.
DChangeLog-2004340 * mips-opc.c (mips_builtin_opcodes): Move coprocessor 2
346 * mips-opc.c (mips_builtin_opcodes): Remove the MIPS32
DChangeLog-200763 (mips_builtin_opcodes): Add Loongson-2E and -2F instructions.
71 (mips_builtin_opcodes): Use these new I* values.
354 * mips-opc.c (mips_builtin_opcodes): Mark lwxc1 as working on FP_S
1751 (mips_builtin_opcodes): Add DSP R2 instructions.
DChangeLog-2005386 (mips_builtin_opcodes): Move "bc0f", "bc0fl", "bc0t", "bc0tl" to the
427 (mips_builtin_opcodes): Add DSP instructions.
1211 * mips-opc.c (mips_builtin_opcodes): Add initializer column for
Dmips-opc.c412 const struct mips_opcode mips_builtin_opcodes[] = variable
3355 ((sizeof mips_builtin_opcodes) / (sizeof (mips_builtin_opcodes[0])))
3361 (struct mips_opcode *) mips_builtin_opcodes;
DChangeLog478 (mips_builtin_opcodes): Define bposge32c for DSPr3.
DChangeLog-9899722 * mips-opc.c (mips_builtin_opcodes): Add dmfc2 and dmtc2.
1646 * mips-opc.c (mips_builtin_opcodes): Move 4010's "addciu"
DChangeLog-20091537 * mips-opc.c (mips_builtin_opcodes): Move the Octeon-specific
1585 (mips_builtin_opcodes): Add XLR instructions.
DChangeLog-2012462 * mips-opc.c (mips_builtin_opcodes): Likewise. Mark coprocessor
DChangeLog-9297458 * mips-opc.c (mips_builtin_opcodes): If an insn uses single
528 * mips-opc.c (mips_builtin_opcodes): Moved INSN_ISA field into new
773 * mips-opc.c: Initialize mips_opcodes to mips_builtin_opcodes,
/toolchain/binutils/binutils-2.27/include/opcode/
Dmips.h1716 extern const struct mips_opcode mips_builtin_opcodes[];
/toolchain/binutils/binutils-2.27/gas/config/
Dtc-mips.c14614 mips_opcodes = (struct mips_opcode *) mips_builtin_opcodes; in mips_init_after_args()