Home
last modified time | relevance | path

Searched refs:LD_W (Results 1 – 23 of 23) sorted by relevance

/external/llvm/lib/Target/Mips/
DMipsSERegisterInfo.cpp74 case Mips::LD_W: in getLoadStoreOffsetSizeInBits()
91 case Mips::LD_W: in getLoadStoreOffsetAlign()
DMipsSEInstrInfo.cpp288 Opc = Mips::LD_W; in loadRegFromStack()
DMipsMSAInstrInfo.td3216 def LD_W: LD_W_ENC, LD_W_DESC;
3527 def : MSAPat<(v4f32 (load addrimm10:$addr)), (LD_W addrimm10:$addr)>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsSERegisterInfo.cpp75 case Mips::LD_W: in getLoadStoreOffsetSizeInBits()
135 case Mips::LD_W: in getLoadStoreOffsetAlign()
DMipsSEInstrInfo.cpp363 Opc = Mips::LD_W; in loadRegFromStack()
DMipsMSAInstrInfo.td3237 def LD_W: LD_W_ENC, LD_W_DESC;
3548 def : MSAPat<(v4f32 (load addrimm10lsl2:$addr)), (LD_W addrimm10lsl2:$addr)>;
/external/webp/src/dsp/
Dmsa_macro.h56 #define LD_W(RTYPE, psrc) *((RTYPE*)(psrc)) macro
57 #define LD_UW(...) LD_W(v4u32, __VA_ARGS__)
58 #define LD_SW(...) LD_W(v4i32, __VA_ARGS__)
271 out0 = LD_W(RTYPE, psrc); \
272 out1 = LD_W(RTYPE, psrc + stride); \
279 out2 = LD_W(RTYPE, psrc + 2 * stride); \
/external/libvpx/libvpx/vp8/common/mips/msa/
Dvp8_macros_msa.h27 #define LD_W(RTYPE, psrc) *((const RTYPE *)(psrc)) macro
28 #define LD_UW(...) LD_W(v4u32, __VA_ARGS__)
29 #define LD_SW(...) LD_W(v4i32, __VA_ARGS__)
/external/v8/src/mips/
Dconstants-mips.h749 LD_W = ((8U << 2) + 2), enumerator
Dassembler-mips.cc3260 V(ld_w, LD_W) \
/external/libaom/libaom/aom_dsp/mips/
Dmacros_msa.h29 #define LD_W(RTYPE, psrc) *((const RTYPE *)(psrc)) macro
30 #define LD_SW(...) LD_W(v4i32, __VA_ARGS__)
/external/v8/src/mips64/
Dconstants-mips64.h783 LD_W = ((8U << 2) + 2), enumerator
Dassembler-mips64.cc3577 V(ld_w, LD_W) \
/external/llvm/lib/Target/Mips/Disassembler/
DMipsDisassembler.cpp1494 case Mips::LD_W: in DecodeMSA128Mem()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/Disassembler/
DMipsDisassembler.cpp1724 case Mips::LD_W: in DecodeMSA128Mem()
/external/capstone/arch/Mips/
DMipsGenAsmWriter.inc937 12606549U, // LD_W
2651 0U, // LD_W
DMipsGenDisassemblerTables.inc2996 /* 10552 */ MCD_OPC_Decode, 152, 7, 167, 1, // Opcode: LD_W
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/
DMipsGenMCCodeEmitter.inc1656 UINT64_C(2013265954), // LD_W
2842 case Mips::LD_W:
9382 Feature_HasStdEnc | Feature_HasMSA | 0, // LD_W = 1643
DMipsGenAsmWriter.inc2871 25190340U, // LD_W
5502 0U, // LD_W
DMipsGenDAGISel.inc1315 /* 2337*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LD_W), 0|OPFL_Chain|OPFL_MemRefs,
1318 // Dst: (LD_W:{ *:[v4i32] } addrimm10lsl2:{ *:[iPTR] }:$addr)
1361 /* 2439*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LD_W), 0|OPFL_Chain|OPFL_MemRefs,
1364 // Dst: (LD_W:{ *:[v4f32] } addrimm10lsl2:{ *:[iPTR] }:$addr)
DMipsGenInstrInfo.inc1658 LD_W = 1643,
5703 …ULL<<MCID::MayLoad), 0x6ULL, nullptr, nullptr, OperandInfo270, -1 ,nullptr }, // Inst #1643 = LD_W
DMipsGenDisassemblerTables.inc5455 /* 13416 */ MCD::OPC_Decode, 235, 12, 175, 2, // Opcode: LD_W
DMipsGenAsmMatcher.inc6442 …{ 5445 /* ld.w */, Mips::LD_W, Convert__MSA128AsmReg1_0__MemOffsetSimm10_22_1, Feature_HasStdEnc|F…