Searched refs:STri (Results 1 – 15 of 15) sorted by relevance
| /external/swiftshader/third_party/PowerVR_SDK/Tools/ |
| D | PVRTGeometry.cpp | 67 struct STri { struct
78 STri **psTri; // Allocated array of pointers to the triangles sharing this vertex argument
100 STri *m_pTri; // Array of all the triangles in the mesh
167 STri **psTri; // Pointers to triangles
189 bool Contains(const STri * const pTri) const;
197 void AddTriangleCheckDup(STri * const pTri);
201 void AddTriangle(STri * const pTri);
204 STri * const pTri,
256 const STri * const pTriAppraise);
299 m_pTri = (STri*)calloc(nTriTot, sizeof(*m_pTri)); in CObject()
[all …]
|
| /external/swiftshader/third_party/LLVM/lib/Target/Sparc/ |
| D | SparcInstrInfo.cpp | 61 if (MI->getOpcode() == SP::STri || in isStoreToStackSlot()
296 BuildMI(MBB, I, DL, get(SP::STri)).addFrameIndex(FI).addImm(0) in storeRegToStackSlot()
|
| D | SparcInstrInfo.td | 389 def STri : F3_2<3, 0b000100,
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcInstrInfo.cpp | 65 if (MI.getOpcode() == SP::STri || MI.getOpcode() == SP::STXri || in isStoreToStackSlot()
410 BuildMI(MBB, I, DL, get(SP::STri)).addFrameIndex(FI).addImm(0) in storeRegToStackSlot()
|
| D | SparcISelLowering.cpp | 3291 MIB = BuildMI(thisMBB, DL, TII->get(SP::STri)) in emitEHSjLjSetJmp()
3306 MIB = BuildMI(thisMBB, DL, TII->get(SP::STri)) in emitEHSjLjSetJmp()
3313 MIB = BuildMI(thisMBB, DL, TII->get(SP::STri)) in emitEHSjLjSetJmp()
3319 MIB = BuildMI(thisMBB, DL, TII->get(SP::STri)) in emitEHSjLjSetJmp()
|
| D | SparcInstrAliases.td | 436 def : InstAlias<"clr [$addr]", (STri MEMri:$addr, G0), 0>;
|
| D | SparcInstr64Bit.td | 288 def : Pat<(truncstorei32 i64:$src, ADDRri:$addr), (STri ADDRri:$addr, $src)>;
|
| D | SparcInstrInfo.td | 1655 def : Pat<(store (i32 0), ADDRri:$dst), (STri ADDRri:$dst, (i32 G0))>;
1675 def : Pat<(atomic_store_32 ADDRri:$dst, i32:$val), (STri ADDRri:$dst, $val)>;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/ |
| D | SparcInstrInfo.cpp | 65 if (MI.getOpcode() == SP::STri || MI.getOpcode() == SP::STXri || in isStoreToStackSlot()
414 BuildMI(MBB, I, DL, get(SP::STri)).addFrameIndex(FI).addImm(0) in storeRegToStackSlot()
|
| D | SparcISelLowering.cpp | 3324 MIB = BuildMI(thisMBB, DL, TII->get(SP::STri)) in emitEHSjLjSetJmp()
3339 MIB = BuildMI(thisMBB, DL, TII->get(SP::STri)) in emitEHSjLjSetJmp()
3346 MIB = BuildMI(thisMBB, DL, TII->get(SP::STri)) in emitEHSjLjSetJmp()
3352 MIB = BuildMI(thisMBB, DL, TII->get(SP::STri)) in emitEHSjLjSetJmp()
|
| D | SparcInstrAliases.td | 436 def : InstAlias<"clr [$addr]", (STri MEMri:$addr, G0), 0>;
|
| D | SparcInstr64Bit.td | 288 def : Pat<(truncstorei32 i64:$src, ADDRri:$addr), (STri ADDRri:$addr, $src)>;
|
| D | SparcInstrInfo.td | 1663 def : Pat<(store (i32 0), ADDRri:$dst), (STri ADDRri:$dst, (i32 G0))>;
1683 def : Pat<(atomic_store_32 ADDRri:$dst, i32:$val), (STri ADDRri:$dst, $val)>;
|
| /external/capstone/arch/Sparc/ |
| D | SparcGenDisassemblerTables.inc | 1322 /* 5355 */ MCD_OPC_Decode, 165, 3, 61, // Opcode: STri
|
| D | SparcGenAsmWriter.inc | 442 38607U, // STri
|