Home
last modified time | relevance | path

Searched refs:ShiftTy (Results 1 – 17 of 17) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp343 ARM_AM::ShiftOpc ShiftTy; member
352 ARM_AM::ShiftOpc ShiftTy; member
358 ARM_AM::ShiftOpc ShiftTy; member
675 return Kind == k_PostIndexRegister && PostIdxReg.ShiftTy == ARM_AM::no_shift; in isPostIdxReg()
720 return PostIdxReg.ShiftTy == ARM_AM::no_shift; in isAM3Offset()
974 ARM_AM::getSORegOpc(RegShiftedReg.ShiftTy, RegShiftedReg.ShiftImm))); in addRegShiftedRegOperands()
982 ARM_AM::getSORegOpc(RegShiftedImm.ShiftTy, RegShiftedImm.ShiftImm))); in addRegShiftedImmOperands()
1409 PostIdxReg.ShiftTy); in addPostIdxRegShiftedOperands()
1511 Op->RegShiftedReg.ShiftTy = ShTy; in CreateShiftedRegister()
1525 Op->RegShiftedImm.ShiftTy = ShTy; in CreateShiftedImmediate()
[all …]
/external/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp525 ARM_AM::ShiftOpc ShiftTy; member
535 ARM_AM::ShiftOpc ShiftTy; member
542 ARM_AM::ShiftOpc ShiftTy; member
1088 return Kind == k_PostIndexRegister && PostIdxReg.ShiftTy ==ARM_AM::no_shift; in isPostIdxReg()
1209 return PostIdxReg.ShiftTy == ARM_AM::no_shift; in isAM3Offset()
1808 ARM_AM::getSORegOpc(RegShiftedReg.ShiftTy, RegShiftedReg.ShiftImm))); in addRegShiftedRegOperands()
1819 ARM_AM::getSORegOpc(RegShiftedImm.ShiftTy, Imm))); in addRegShiftedImmOperands()
2423 PostIdxReg.ShiftTy); in addPostIdxRegShiftedOperands()
2653 Op->RegShiftedReg.ShiftTy = ShTy; in CreateShiftedRegister()
2666 Op->RegShiftedImm.ShiftTy = ShTy; in CreateShiftedImmediate()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp759 ARM_AM::ShiftOpc ShiftTy; member
769 ARM_AM::ShiftOpc ShiftTy; member
776 ARM_AM::ShiftOpc ShiftTy; member
1240 return isPostIdxRegShifted() && PostIdxReg.ShiftTy == ARM_AM::no_shift; in isPostIdxReg()
2061 ARM_AM::getSORegOpc(RegShiftedReg.ShiftTy, RegShiftedReg.ShiftImm))); in addRegShiftedRegOperands()
2072 ARM_AM::getSORegOpc(RegShiftedImm.ShiftTy, Imm))); in addRegShiftedImmOperands()
2695 PostIdxReg.ShiftTy); in addPostIdxRegShiftedOperands()
2969 Op->RegShiftedReg.ShiftTy = ShTy; in CreateShiftedRegister()
2982 Op->RegShiftedImm.ShiftTy = ShTy; in CreateShiftedImmediate()
3138 CreatePostIdxReg(unsigned RegNum, bool isAdd, ARM_AM::ShiftOpc ShiftTy, in CreatePostIdxReg() argument
[all …]
/external/llvm/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp1831 EVT ShiftTy = DCI.isBeforeLegalize() in SimplifySetCC() local
1840 ShiftTy))); in SimplifySetCC()
1849 ShiftTy))); in SimplifySetCC()
1865 EVT ShiftTy = DCI.isBeforeLegalize() in SimplifySetCC() local
1871 ShiftTy)); in SimplifySetCC()
1897 EVT ShiftTy = DCI.isBeforeLegalize() in SimplifySetCC() local
1902 DAG.getConstant(ShiftBits, dl, ShiftTy)); in SimplifySetCC()
DLegalizeIntegerTypes.cpp2363 EVT ShiftTy = TLI.getShiftAmountTy(VT, DAG.getDataLayout()); in ExpandIntRes_Shift() local
2364 assert(ShiftTy.getScalarType().getSizeInBits() >= in ExpandIntRes_Shift()
2367 if (ShiftOp.getValueType() != ShiftTy) in ExpandIntRes_Shift()
2368 ShiftOp = DAG.getZExtOrTrunc(ShiftOp, dl, ShiftTy); in ExpandIntRes_Shift()
DSelectionDAGBuilder.cpp2637 EVT ShiftTy = DAG.getTargetLoweringInfo().getShiftAmountTy( in visitShift() local
2641 if (!I.getType()->isVectorTy() && Op2.getValueType() != ShiftTy) { in visitShift()
2642 unsigned ShiftSize = ShiftTy.getSizeInBits(); in visitShift()
2648 Op2 = DAG.getNode(ISD::ZERO_EXTEND, DL, ShiftTy, Op2); in visitShift()
2655 Op2 = DAG.getNode(ISD::TRUNCATE, DL, ShiftTy, Op2); in visitShift()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsSEISelLowering.cpp785 EVT ShiftTy, SelectionDAG &DAG) { in genConstMult() argument
797 DAG.getConstant(C.logBase2(), DL, ShiftTy)); in genConstMult()
808 SDValue Op0 = genConstMult(X, Floor, DL, VT, ShiftTy, DAG); in genConstMult()
809 SDValue Op1 = genConstMult(X, C - Floor, DL, VT, ShiftTy, DAG); in genConstMult()
815 SDValue Op0 = genConstMult(X, Ceil, DL, VT, ShiftTy, DAG); in genConstMult()
816 SDValue Op1 = genConstMult(X, Ceil - C, DL, VT, ShiftTy, DAG); in genConstMult()
/external/llvm/lib/Target/Mips/
DMipsSEISelLowering.cpp797 EVT ShiftTy, SelectionDAG &DAG) { in genConstMult() argument
812 DAG.getConstant(Log2_64(C), DL, ShiftTy)); in genConstMult()
822 SDValue Op0 = genConstMult(X, Floor, DL, VT, ShiftTy, DAG); in genConstMult()
823 SDValue Op1 = genConstMult(X, C - Floor, DL, VT, ShiftTy, DAG); in genConstMult()
829 SDValue Op0 = genConstMult(X, Ceil, DL, VT, ShiftTy, DAG); in genConstMult()
830 SDValue Op1 = genConstMult(X, Ceil - C, DL, VT, ShiftTy, DAG); in genConstMult()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp2465 EVT ShiftTy = getShiftAmountTy(N0.getValueType(), DL, in SimplifySetCC() local
2473 ShiftTy))); in SimplifySetCC()
2482 ShiftTy))); in SimplifySetCC()
2498 EVT ShiftTy = getShiftAmountTy(N0.getValueType(), DL, in SimplifySetCC() local
2503 ShiftTy)); in SimplifySetCC()
2529 EVT ShiftTy = getShiftAmountTy(N0.getValueType(), DL, in SimplifySetCC() local
2533 DAG.getConstant(ShiftBits, dl, ShiftTy)); in SimplifySetCC()
DLegalizeVectorOps.cpp1116 EVT ShiftTy = TLI.getShiftAmountTy(VT, DAG.getDataLayout()); in ExpandCTLZ() local
1121 DAG.getNode(ISD::SRL, DL, VT, Res, DAG.getConstant(i, DL, ShiftTy))); in ExpandCTLZ()
DLegalizeIntegerTypes.cpp2549 EVT ShiftTy = TLI.getShiftAmountTy(VT, DAG.getDataLayout()); in ExpandIntRes_Shift() local
2550 assert(ShiftTy.getScalarSizeInBits() >= in ExpandIntRes_Shift()
2553 if (ShiftOp.getValueType() != ShiftTy) in ExpandIntRes_Shift()
2554 ShiftOp = DAG.getZExtOrTrunc(ShiftOp, dl, ShiftTy); in ExpandIntRes_Shift()
DSelectionDAGBuilder.cpp2817 EVT ShiftTy = DAG.getTargetLoweringInfo().getShiftAmountTy( in visitShift() local
2821 if (!I.getType()->isVectorTy() && Op2.getValueType() != ShiftTy) { in visitShift()
2822 unsigned ShiftSize = ShiftTy.getSizeInBits(); in visitShift()
2828 Op2 = DAG.getNode(ISD::ZERO_EXTEND, DL, ShiftTy, Op2); in visitShift()
2835 Op2 = DAG.getNode(ISD::TRUNCATE, DL, ShiftTy, Op2); in visitShift()
/external/llvm/lib/Target/ARM/
DARMFastISel.cpp156 bool SelectShift(const Instruction *I, ARM_AM::ShiftOpc ShiftTy);
2747 ARM_AM::ShiftOpc ShiftTy) { in SelectShift() argument
2790 MIB.addImm(ARM_AM::getSORegOpc(ShiftTy, ShiftImm)); in SelectShift()
2793 MIB.addImm(ARM_AM::getSORegOpc(ShiftTy, 0)); in SelectShift()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMFastISel.cpp187 bool SelectShift(const Instruction *I, ARM_AM::ShiftOpc ShiftTy);
2775 ARM_AM::ShiftOpc ShiftTy) { in SelectShift() argument
2818 MIB.addImm(ARM_AM::getSORegOpc(ShiftTy, ShiftImm)); in SelectShift()
2821 MIB.addImm(ARM_AM::getSORegOpc(ShiftTy, 0)); in SelectShift()
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp2308 EVT ShiftTy = DCI.isBeforeLegalize() ? in SimplifySetCC() local
2315 DAG.getConstant(AndRHS->getAPIntValue().logBase2(), ShiftTy))); in SimplifySetCC()
2323 DAG.getConstant(C1.logBase2(), ShiftTy))); in SimplifySetCC()
DSelectionDAGBuilder.cpp2562 MVT ShiftTy = TLI.getShiftAmountTy(Op2.getValueType()); in visitShift() local
2565 if (!I.getType()->isVectorTy() && Op2.getValueType() != ShiftTy) { in visitShift()
2566 unsigned ShiftSize = ShiftTy.getSizeInBits(); in visitShift()
2572 Op2 = DAG.getNode(ISD::ZERO_EXTEND, DL, ShiftTy, Op2); in visitShift()
2579 Op2 = DAG.getNode(ISD::TRUNCATE, DL, ShiftTy, Op2); in visitShift()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86ISelLowering.cpp35246 EVT ShiftTy = Shift.getValueType(); in foldXorTruncShiftIntoCmp() local
35247 if (ShiftTy != MVT::i16 && ShiftTy != MVT::i32 && ShiftTy != MVT::i64) in foldXorTruncShiftIntoCmp()
35252 Shift.getConstantOperandVal(1) != ShiftTy.getSizeInBits() - 1) in foldXorTruncShiftIntoCmp()