Home
last modified time | relevance | path

Searched refs:BB0_1 (Results 1 – 25 of 88) sorted by relevance

1234

/external/llvm-project/llvm/test/CodeGen/Mips/
Dbr-jmp.ll20 ; PIC: b $BB0_1 # <MCInst #{{.*}} BEQ
21 ; PICMM: b $BB0_1 # <MCInst #{{.*}} BEQ_MM
22 ; STATIC: j $BB0_1 # <MCInst #{{.*}} J
23 ; STATICMM: j $BB0_1 # <MCInst #{{.*}} J_MM
24 ; STATICMMR6: bc $BB0_1 # <MCInst #{{.*}} BC_MMR6
25 ; PICMMR6: bc $BB0_1 # <MCInst #{{.*}} BC_MMR6
26 ; PIC16: b $BB0_1
27 ; STATIC16: b $BB0_1
Dbrsize3.ll23 ; b-long: $BB0_1:
27 ; b-long: b $BB0_1
28 ; b-no-short: $BB0_1:
32 ; b-no-short-NOT: b $BB0_1 # 16 bit inst
DatomicCmpSwapPW.ll17 ; O32-NEXT: $BB0_1: # %entry
23 ; O32-NEXT: # in Loop: Header=BB0_1 Depth=1
26 ; O32-NEXT: beqz $2, $BB0_1
48 ; N32-NEXT: # in Loop: Header=BB0_1 Depth=1
77 ; N64-NEXT: # in Loop: Header=BB0_1 Depth=1
D2013-11-18-fp64-const0.ll20 ; CHECK-FP32-NEXT: $BB0_1: # %CF88
29 ; CHECK-FP32-NEXT: bnez $1, $BB0_1
41 ; CHECK-FP64-NEXT: $BB0_1: # %CF88
50 ; CHECK-FP64-NEXT: bnez $1, $BB0_1
Dmicromips-atomic.ll14 ; CHECK-NEXT: $BB0_1: # %entry
19 ; CHECK-NEXT: beqzc $3, $BB0_1
Dbrsize3a.ll15 ; b-short: $BB0_1:
19 ; b-short: b $BB0_1 # 16 bit inst
Dlcb3c.ll26 ; lcb: b $BB0_1 # 16 bit inst
27 ; lcb: $BB0_1: # %if.then
/external/llvm/test/CodeGen/Mips/
Dbr-jmp.ll14 ; CHECK-PIC: b $BB0_1
15 ; CHECK-STATIC: j $BB0_1
16 ; CHECK-PIC16: b $BB0_1
17 ; CHECK-STATIC16: b $BB0_1
Dbrsize3.ll23 ; b-long: $BB0_1:
27 ; b-long: b $BB0_1
28 ; b-no-short: $BB0_1:
32 ; b-no-short-NOT: b $BB0_1 # 16 bit inst
Dbrsize3a.ll15 ; b-short: $BB0_1:
19 ; b-short: b $BB0_1 # 16 bit inst
Dlcb3c.ll26 ; lcb: b $BB0_1 # 16 bit inst
27 ; lcb: $BB0_1: # %if.then
/external/llvm-project/llvm/test/CodeGen/X86/
Dpr38795.ll36 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
46 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
50 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
60 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
76 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
82 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
86 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
90 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
94 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
100 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
[all …]
Dtail-dup-partial.ll17 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
25 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
32 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
36 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
42 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
Dtail-dup-repeat.ll16 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
19 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
28 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
32 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
39 ; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
Dlvi-hardening-loads.ll68 ; X64-NEXT: # in Loop: Header=BB0_1 Depth=1
79 ; X64-NOOPT-NEXT: # in Loop: Header=BB0_1 Depth=1
100 ; X64-NEXT: # in Loop: Header=BB0_1 Depth=1
112 ; X64-NOOPT-NEXT: # in Loop: Header=BB0_1 Depth=1
134 ; X64-NOOPT-NEXT: # in Loop: Header=BB0_1 Depth=1
/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dvgpr-descriptor-waterfall-loop-idom-update.ll9 ; GCN-NEXT: BB0_1: ; %bb0
18 ; GCN-NEXT: BB0_2: ; Parent Loop BB0_1 Depth=1
34 ; GCN-NEXT: ; %bb.3: ; in Loop: Header=BB0_1 Depth=1
36 ; GCN-NEXT: s_branch BB0_1
Di1-copy-from-loop.ll12 ; SI-NEXT: BB0_1: ; %Flow1
39 ; SI-NEXT: s_cbranch_execz BB0_1
44 ; SI-NEXT: s_branch BB0_1
Ddivergent-branch-uniform-condition.ll30 ; ISA-NEXT: BB0_1: ; %Flow1
54 ; ISA-NEXT: s_cbranch_execz BB0_1
58 ; ISA-NEXT: s_branch BB0_1
Datomicrmw-nand.ll10 ; GCN-NEXT: BB0_1: ; %atomicrmw.start
23 ; GCN-NEXT: s_cbranch_execnz BB0_1
/external/llvm-project/llvm/test/MC/AMDGPU/
Doffsetbug_once.s4 s_cbranch_vccnz BB0_1
72 BB0_1: label
Doffsetbug_one_and_one.s4 s_cbranch_vccnz BB0_1
74 BB0_1: label
Doffsetbug_twice.s31 s_cbranch_vccnz BB0_1
102 BB0_1: label
/external/llvm/test/CodeGen/AMDGPU/
Dinfinite-loop.ll6 ; SI: BB0_1:
9 ; SI: s_branch BB0_1
/external/llvm-project/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/
Dbranch.ll11 ; MIPS32-NEXT: $BB0_1: # %end
17 ; MIPS32-NEXT: j $BB0_1
/external/llvm-project/llvm/test/CodeGen/Mips/Fast-ISel/
Dpr40325.ll12 ; CHECK-NEXT: bgtz $1, $BB0_1

1234