Home
last modified time | relevance | path

Searched defs:r_base (Results 1 – 15 of 15) sorted by relevance

/art/compiler/dex/quick/mips/
Dutility_mips.cc328 LIR* MipsMir2Lir::OpMovRegMem(RegStorage r_dest, RegStorage r_base, int offset, in OpMovRegMem()
334 LIR* MipsMir2Lir::OpMovMemReg(RegStorage r_base, int offset, RegStorage r_src, MoveType move_type) { in OpMovMemReg()
356 LIR* MipsMir2Lir::LoadBaseIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_dest, in LoadBaseIndexed()
409 LIR* MipsMir2Lir::StoreBaseIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_src, in StoreBaseIndexed()
455 LIR* MipsMir2Lir::LoadBaseDispBody(RegStorage r_base, int displacement, RegStorage r_dest, in LoadBaseDispBody()
552 LIR* MipsMir2Lir::LoadBaseDisp(RegStorage r_base, int displacement, RegStorage r_dest, in LoadBaseDisp()
574 LIR* MipsMir2Lir::StoreBaseDispBody(RegStorage r_base, int displacement, in StoreBaseDispBody()
655 LIR* MipsMir2Lir::StoreBaseDisp(RegStorage r_base, int displacement, RegStorage r_src, in StoreBaseDisp()
683 LIR* MipsMir2Lir::OpMem(OpKind op, RegStorage r_base, int disp) { in OpMem()
Dcall_mips.cc104 RegStorage r_base = AllocTemp(); in GenLargeSparseSwitch() local
197 RegStorage r_base = AllocTemp(); in GenLargePackedSwitch() local
Dtarget_mips.cc495 LIR* MipsMir2Lir::GenAtomic64Load(RegStorage r_base, int displacement, RegStorage r_dest) { in GenAtomic64Load()
509 LIR* MipsMir2Lir::GenAtomic64Store(RegStorage r_base, int displacement, RegStorage r_src) { in GenAtomic64Store()
Dint_mips.cc332 LIR* MipsMir2Lir::OpVldm(RegStorage r_base, int count) { in OpVldm()
337 LIR* MipsMir2Lir::OpVstm(RegStorage r_base, int count) { in OpVstm()
/art/compiler/dex/quick/arm/
Dutility_arm.cc375 LIR* ArmMir2Lir::OpMovRegMem(RegStorage r_dest, RegStorage r_base, int offset, MoveType move_type) { in OpMovRegMem()
380 LIR* ArmMir2Lir::OpMovMemReg(RegStorage r_base, int offset, RegStorage r_src, MoveType move_type) { in OpMovMemReg()
692 LIR* ArmMir2Lir::LoadBaseIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_dest, in LoadBaseIndexed()
758 LIR* ArmMir2Lir::StoreBaseIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_src, in StoreBaseIndexed()
824 LIR* ArmMir2Lir::LoadStoreUsingInsnWithOffsetImm8Shl2(ArmOpcode opcode, RegStorage r_base, in LoadStoreUsingInsnWithOffsetImm8Shl2()
854 LIR* ArmMir2Lir::LoadBaseDispBody(RegStorage r_base, int displacement, RegStorage r_dest, in LoadBaseDispBody()
965 LIR* ArmMir2Lir::LoadBaseDisp(RegStorage r_base, int displacement, RegStorage r_dest, in LoadBaseDisp()
995 LIR* ArmMir2Lir::StoreBaseDispBody(RegStorage r_base, int displacement, RegStorage r_src, in StoreBaseDispBody()
1087 LIR* ArmMir2Lir::StoreBaseDisp(RegStorage r_base, int displacement, RegStorage r_src, in StoreBaseDisp()
1161 LIR* ArmMir2Lir::OpMem(OpKind op, RegStorage r_base, int disp) { in OpMem()
Dcall_arm.cc62 RegStorage r_base = AllocTemp(); in GenLargeSparseSwitch() local
Dint_arm.cc1059 LIR* ArmMir2Lir::OpVldm(RegStorage r_base, int count) { in OpVldm()
1063 LIR* ArmMir2Lir::OpVstm(RegStorage r_base, int count) { in OpVstm()
/art/compiler/dex/quick/x86/
Dutility_x86.cc251 LIR* X86Mir2Lir::OpMovRegMem(RegStorage r_dest, RegStorage r_base, int offset, MoveType move_type) { in OpMovRegMem()
303 LIR* X86Mir2Lir::OpMovMemReg(RegStorage r_base, int offset, RegStorage r_src, MoveType move_type) { in OpMovMemReg()
364 LIR* X86Mir2Lir::OpRegMem(OpKind op, RegStorage r_dest, RegStorage r_base, int offset) { in OpRegMem()
549 LIR* X86Mir2Lir::OpMem(OpKind op, RegStorage r_base, int disp) { in OpMem()
634 LIR* X86Mir2Lir::LoadBaseIndexedDisp(RegStorage r_base, RegStorage r_index, int scale, in LoadBaseIndexedDisp()
761 LIR* X86Mir2Lir::LoadBaseIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_dest, in LoadBaseIndexed()
766 LIR* X86Mir2Lir::LoadBaseDisp(RegStorage r_base, int displacement, RegStorage r_dest, in LoadBaseDisp()
781 LIR* X86Mir2Lir::StoreBaseIndexedDisp(RegStorage r_base, RegStorage r_index, int scale, in StoreBaseIndexedDisp()
865 LIR* X86Mir2Lir::StoreBaseIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_src, in StoreBaseIndexed()
870 LIR* X86Mir2Lir::StoreBaseDisp(RegStorage r_base, int displacement, RegStorage r_src, OpSize size, in StoreBaseDisp()
Dint_x86.cc905 void X86Mir2Lir::OpLea(RegStorage r_base, RegStorage reg1, RegStorage reg2, int scale, int offset) { in OpLea()
1098 LIR* X86Mir2Lir::OpVldm(RegStorage r_base, int count) { in OpVldm()
1103 LIR* X86Mir2Lir::OpVstm(RegStorage r_base, int count) { in OpVstm()
1611 int r_base = rs_rX86_SP.GetReg(); in GenLongRegOrMemOp() local
1646 int r_base = rs_rX86_SP.GetReg(); in GenLongArith() local
2483 int r_base = rs_rX86_SP.GetReg(); in GenLongImm() local
2514 int r_base = rs_rX86_SP.GetReg(); in GenLongImm() local
Dtarget_x86.cc916 int r_base = rs_rX86_SP.GetReg(); in GenConstWide() local
/art/compiler/dex/quick/arm64/
Dutility_arm64.cc680 LIR* Arm64Mir2Lir::OpMovRegMem(RegStorage r_dest, RegStorage r_base, int offset, MoveType move_type… in OpMovRegMem()
685 LIR* Arm64Mir2Lir::OpMovMemReg(RegStorage r_base, int offset, RegStorage r_src, MoveType move_type)… in OpMovMemReg()
1024 LIR* Arm64Mir2Lir::LoadBaseIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_dest, in LoadBaseIndexed()
1107 LIR* Arm64Mir2Lir::LoadRefIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_dest, in LoadRefIndexed()
1112 LIR* Arm64Mir2Lir::StoreBaseIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_src, in StoreBaseIndexed()
1187 LIR* Arm64Mir2Lir::StoreRefIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_src, in StoreRefIndexed()
1197 LIR* Arm64Mir2Lir::LoadBaseDispBody(RegStorage r_base, int displacement, RegStorage r_dest, in LoadBaseDispBody()
1274 LIR* Arm64Mir2Lir::LoadBaseDisp(RegStorage r_base, int displacement, RegStorage r_dest, in LoadBaseDisp()
1289 LIR* Arm64Mir2Lir::LoadRefDisp(RegStorage r_base, int displacement, RegStorage r_dest, in LoadRefDisp()
1294 LIR* Arm64Mir2Lir::StoreBaseDispBody(RegStorage r_base, int displacement, RegStorage r_src, in StoreBaseDispBody()
[all …]
Dcall_arm64.cc62 RegStorage r_base = AllocTempWide(); in GenLargeSparseSwitch() local
Dint_arm64.cc912 LIR* Arm64Mir2Lir::OpVldm(RegStorage r_base, int count) { in OpVldm()
917 LIR* Arm64Mir2Lir::OpVstm(RegStorage r_base, int count) { in OpVstm()
/art/compiler/dex/quick/
Dmir_to_lir.h995 virtual LIR* LoadWordDisp(RegStorage r_base, int displacement, RegStorage r_dest) { in LoadWordDisp()
999 virtual LIR* Load32Disp(RegStorage r_base, int displacement, RegStorage r_dest) { in Load32Disp()
1003 virtual LIR* LoadRefDisp(RegStorage r_base, int displacement, RegStorage r_dest, in LoadRefDisp()
1008 virtual LIR* LoadRefIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_dest, in LoadRefIndexed()
1027 virtual LIR* StoreWordDisp(RegStorage r_base, int displacement, RegStorage r_src) { in StoreWordDisp()
1031 virtual LIR* StoreRefDisp(RegStorage r_base, int displacement, RegStorage r_src, in StoreRefDisp()
1036 virtual LIR* StoreRefIndexed(RegStorage r_base, RegStorage r_index, RegStorage r_src, in StoreRefIndexed()
1041 virtual LIR* Store32Disp(RegStorage r_base, int displacement, RegStorage r_src) { in Store32Disp()
Dgen_common.cc510 RegStorage r_base) : in StaticFieldSlowPath()
538 RegStorage r_base; in GenSput() local
627 RegStorage r_base; in GenSget() local