Home
last modified time | relevance | path

Searched refs:DefMI (Results 1 – 25 of 34) sorted by relevance

12

/external/llvm/lib/Target/ARM/
DMLxExpansionPass.cpp95 MachineInstr *DefMI = MRI->getVRegDef(Reg); in getAccDefMI() local
97 if (DefMI->getParent() != MBB) in getAccDefMI()
99 if (DefMI->isCopyLike()) { in getAccDefMI()
100 Reg = DefMI->getOperand(1).getReg(); in getAccDefMI()
102 DefMI = MRI->getVRegDef(Reg); in getAccDefMI()
105 } else if (DefMI->isInsertSubreg()) { in getAccDefMI()
106 Reg = DefMI->getOperand(2).getReg(); in getAccDefMI()
108 DefMI = MRI->getVRegDef(Reg); in getAccDefMI()
114 return DefMI; in getAccDefMI()
149 MachineInstr *DefMI = MRI->getVRegDef(Reg); in hasLoopHazard() local
[all …]
DARMHazardRecognizer.cpp19 static bool hasRAWHazard(MachineInstr *DefMI, MachineInstr *MI, in hasRAWHazard() argument
30 return MI->readsRegister(DefMI->getOperand(0).getReg(), &TRI); in hasRAWHazard()
45 MachineInstr *DefMI = LastMI; in getHazardType() local
60 DefMI = &*I; in getHazardType()
64 if (TII.isFpMLxInstruction(DefMI->getOpcode()) && in getHazardType()
66 hasRAWHazard(DefMI, MI, TII.getRegisterInfo()))) { in getHazardType()
DARMBaseInstrInfo.cpp1847 MachineInstr *DefMI = canFoldIntoMOVCC(MI->getOperand(2).getReg(), MRI, this); in optimizeSelect() local
1848 bool Invert = !DefMI; in optimizeSelect()
1849 if (!DefMI) in optimizeSelect()
1850 DefMI = canFoldIntoMOVCC(MI->getOperand(1).getReg(), MRI, this); in optimizeSelect()
1851 if (!DefMI) in optimizeSelect()
1864 DefMI->getDesc(), DestReg); in optimizeSelect()
1867 const MCInstrDesc &DefDesc = DefMI->getDesc(); in optimizeSelect()
1870 NewMI.addOperand(DefMI->getOperand(i)); in optimizeSelect()
1893 SeenMIs.erase(DefMI); in optimizeSelect()
1896 DefMI->eraseFromParent(); in optimizeSelect()
[all …]
DARMBaseInstrInfo.h270 bool FoldImmediate(MachineInstr *UseMI, MachineInstr *DefMI,
277 const MachineInstr *DefMI, unsigned DefIdx,
333 const MachineInstr *DefMI, unsigned DefIdx,
337 const MachineInstr *DefMI,
/external/llvm/lib/CodeGen/
DTargetSchedule.cpp155 const MachineInstr *DefMI, unsigned DefOperIdx, in computeOperandLatency() argument
159 return TII->defaultDefLatency(SchedModel, DefMI); in computeOperandLatency()
164 OperLatency = TII->getOperandLatency(&InstrItins, DefMI, DefOperIdx, in computeOperandLatency()
168 unsigned DefClass = DefMI->getDesc().getSchedClass(); in computeOperandLatency()
175 unsigned InstrLatency = TII->getInstrLatency(&InstrItins, DefMI); in computeOperandLatency()
183 TII->defaultDefLatency(SchedModel, DefMI)); in computeOperandLatency()
187 const MCSchedClassDesc *SCDesc = resolveSchedClass(DefMI); in computeOperandLatency()
188 unsigned DefIdx = findDefIdx(DefMI, DefOperIdx); in computeOperandLatency()
211 if (SCDesc->isValid() && !DefMI->getOperand(DefOperIdx).isImplicit() in computeOperandLatency()
212 && !DefMI->getDesc().OpInfo[DefOperIdx].isOptionalDef() in computeOperandLatency()
[all …]
DLiveRangeEdit.cpp52 const MachineInstr *DefMI, in checkRematerializable() argument
54 assert(DefMI && "Missing instruction"); in checkRematerializable()
56 if (!TII.isTriviallyReMaterializable(DefMI, aa)) in checkRematerializable()
66 MachineInstr *DefMI = LIS.getInstructionFromIndex(VNI->def); in scanRemattable() local
67 if (!DefMI) in scanRemattable()
69 checkRematerializable(VNI, DefMI, aa); in scanRemattable()
166 MachineInstr *DefMI = nullptr, *UseMI = nullptr; in foldAsLoad() local
172 if (DefMI && DefMI != MI) in foldAsLoad()
176 DefMI = MI; in foldAsLoad()
186 if (!DefMI || !UseMI) in foldAsLoad()
[all …]
DMachineTraceMetrics.cpp608 const MachineInstr *DefMI; member
612 DataDep(const MachineInstr *DefMI, unsigned DefOp, unsigned UseOp) in DataDep()
613 : DefMI(DefMI), DefOp(DefOp), UseOp(UseOp) {} in DataDep()
621 DefMI = DefI->getParent(); in DataDep()
761 const MachineInstr *DefMI = MTM.MRI->getVRegDef(LIR.Reg); in computeCrossBlockCriticalPath() local
763 const TraceBlockInfo &DefTBI = BlockInfo[DefMI->getParent()->getNumber()]; in computeCrossBlockCriticalPath()
766 unsigned Len = LIR.Height + Cycles[DefMI].Depth; in computeCrossBlockCriticalPath()
835 BlockInfo[Dep.DefMI->getParent()->getNumber()]; in computeInstrDepths()
840 unsigned DepCycle = Cycles.lookup(Dep.DefMI).Depth; in computeInstrDepths()
842 if (!Dep.DefMI->isTransient()) in computeInstrDepths()
[all …]
DTargetInstrInfo.cpp770 const MachineInstr *DefMI) const { in defaultDefLatency()
771 if (DefMI->isTransient()) in defaultDefLatency()
773 if (DefMI->mayLoad()) in defaultDefLatency()
775 if (isHighLatencyDef(DefMI->getOpcode())) in defaultDefLatency()
797 const MachineInstr *DefMI, in hasLowDefLatency() argument
802 unsigned DefClass = DefMI->getDesc().getSchedClass(); in hasLowDefLatency()
811 const MachineInstr *DefMI, unsigned DefIdx, in getOperandLatency() argument
813 unsigned DefClass = DefMI->getDesc().getSchedClass(); in getOperandLatency()
822 const MachineInstr *DefMI) const { in computeDefOperandLatency()
826 return getInstrLatency(ItinData, DefMI); in computeDefOperandLatency()
[all …]
DInlineSpiller.cpp113 MachineInstr *DefMI; member
124 SpillReg(Reg), SpillVNI(VNI), SpillMBB(nullptr), DefMI(nullptr) {} in SibValueInfo()
127 bool hasDef() const { return DefByOrigPHI || DefMI; } in hasDef()
335 if (SVI.DefMI) in operator <<()
336 OS << " def: " << *SVI.DefMI; in operator <<()
399 DepSV.DefMI = SV.DefMI; in propagateSiblingValue()
500 return SVI->second.DefMI; in traceSiblingValue()
621 SVI->second.DefMI = MI; in traceSiblingValue()
642 return SVI->second.DefMI; in traceSiblingValue()
665 MachineInstr *DefMI = nullptr; in analyzeSiblingValues() local
[all …]
DRegisterCoalescer.cpp644 MachineInstr *DefMI = LIS->getInstructionFromIndex(AValNo->def); in removeCopyByCommutingDef() local
645 if (!DefMI) in removeCopyByCommutingDef()
647 if (!DefMI->isCommutable()) in removeCopyByCommutingDef()
651 int DefIdx = DefMI->findRegisterDefOperandIdx(IntA.reg); in removeCopyByCommutingDef()
654 if (!DefMI->isRegTiedToUseOperand(DefIdx, &UseOpIdx)) in removeCopyByCommutingDef()
657 if (!TII->findCommutedOpIndices(DefMI, Op1, Op2)) in removeCopyByCommutingDef()
666 MachineOperand &NewDstMO = DefMI->getOperand(NewDstIdx); in removeCopyByCommutingDef()
691 << *DefMI); in removeCopyByCommutingDef()
695 MachineBasicBlock *MBB = DefMI->getParent(); in removeCopyByCommutingDef()
696 MachineInstr *NewMI = TII->commuteInstruction(DefMI); in removeCopyByCommutingDef()
[all …]
DPHIElimination.cpp158 for (MachineInstr *DefMI : ImpDefs) { in runOnMachineFunction()
159 unsigned DefReg = DefMI->getOperand(0).getReg(); in runOnMachineFunction()
162 LIS->RemoveMachineInstrFromMaps(DefMI); in runOnMachineFunction()
163 DefMI->eraseFromParent(); in runOnMachineFunction()
395 if (MachineInstr *DefMI = MRI->getVRegDef(SrcReg)) in LowerPHINode() local
396 if (DefMI->isImplicitDef()) in LowerPHINode()
397 ImpDefs.insert(DefMI); in LowerPHINode()
DMachineCSE.cpp133 MachineInstr *DefMI = MRI->getVRegDef(Reg); in INITIALIZE_PASS_DEPENDENCY() local
134 if (!DefMI->isCopy()) in INITIALIZE_PASS_DEPENDENCY()
136 unsigned SrcReg = DefMI->getOperand(1).getReg(); in INITIALIZE_PASS_DEPENDENCY()
139 if (DefMI->getOperand(0).getSubReg()) in INITIALIZE_PASS_DEPENDENCY()
153 if (DefMI->getOperand(1).getSubReg()) in INITIALIZE_PASS_DEPENDENCY()
158 DEBUG(dbgs() << "Coalescing: " << *DefMI); in INITIALIZE_PASS_DEPENDENCY()
165 DefMI->eraseFromParent(); in INITIALIZE_PASS_DEPENDENCY()
DTwoAddressInstructionPass.cpp320 for (MachineInstr &DefMI : MRI->def_instructions(Reg)) { in getSingleDef()
321 if (DefMI.getParent() != BB || DefMI.isDebugValue()) in getSingleDef()
324 Ret = &DefMI; in getSingleDef()
325 else if (Ret != &DefMI) in getSingleDef()
449 MachineInstr *DefMI = &MI; in isKilled() local
455 if (!isPlainlyKilled(DefMI, Reg, LIS)) in isKilled()
464 DefMI = Begin->getParent(); in isKilled()
469 if (!isCopyToReg(*DefMI, TII, SrcReg, DstReg, IsSrcPhys, IsDstPhys)) in isKilled()
991 for (MachineInstr &DefMI : MRI->def_instructions(Reg)) { in isDefTooClose()
992 if (DefMI.getParent() != MBB || DefMI.isCopy() || DefMI.isCopyLike()) in isDefTooClose()
[all …]
DMachineSink.cpp162 MachineInstr *DefMI = MRI->getVRegDef(SrcReg); in INITIALIZE_PASS_DEPENDENCY() local
163 if (DefMI->isCopyLike()) in INITIALIZE_PASS_DEPENDENCY()
165 DEBUG(dbgs() << "Coalescing: " << *DefMI); in INITIALIZE_PASS_DEPENDENCY()
373 MachineInstr *DefMI = MRI->getVRegDef(Reg); in isWorthBreakingCriticalEdge() local
374 if (DefMI->getParent() == MI->getParent()) in isWorthBreakingCriticalEdge()
DEarlyIfConversion.cpp245 MachineInstr *DefMI = MRI->getVRegDef(Reg); in canSpeculateInstrs() local
246 if (!DefMI || DefMI->getParent() != Head) in canSpeculateInstrs()
248 if (InsertAfter.insert(DefMI).second) in canSpeculateInstrs()
249 DEBUG(dbgs() << "BB#" << MBB->getNumber() << " depends on " << *DefMI); in canSpeculateInstrs()
250 if (DefMI->isTerminator()) { in canSpeculateInstrs()
DPeepholeOptimizer.cpp1163 MachineInstr *DefMI = nullptr; in runOnMachineFunction() local
1166 DefMI); in runOnMachineFunction()
1173 LocalMIs.erase(DefMI); in runOnMachineFunction()
1176 DefMI->eraseFromParent(); in runOnMachineFunction()
/external/llvm/lib/Target/Mips/
DMipsOptimizePICCall.cpp261 MachineInstr *DefMI = MRI.getVRegDef(Reg); in isCallViaRegister() local
263 assert(DefMI); in isCallViaRegister()
267 if (!DefMI->mayLoad() || DefMI->getNumOperands() < 3) in isCallViaRegister()
270 unsigned Flags = DefMI->getOperand(2).getTargetFlags(); in isCallViaRegister()
276 assert(DefMI->hasOneMemOperand()); in isCallViaRegister()
277 Val = (*DefMI->memoperands_begin())->getValue(); in isCallViaRegister()
279 Val = (*DefMI->memoperands_begin())->getPseudoValue(); in isCallViaRegister()
/external/llvm/include/llvm/Target/
DTargetInstrInfo.h994 MachineInstr *&DefMI) const { in optimizeLoadInstr() argument
1004 virtual bool FoldImmediate(MachineInstr *UseMI, MachineInstr *DefMI, in FoldImmediate() argument
1037 const MachineInstr *DefMI, unsigned DefIdx,
1044 const MachineInstr *DefMI, unsigned DefIdx,
1062 const MachineInstr *DefMI) const;
1065 const MachineInstr *DefMI) const;
1079 const MachineInstr *DefMI, unsigned DefIdx, in hasHighOperandLatency() argument
1088 const MachineInstr *DefMI, unsigned DefIdx) const;
/external/llvm/lib/Target/X86/
DX86CallFrameOptimization.cpp462 MachineBasicBlock::iterator DefMI = MRI->getVRegDef(Reg); in canFoldIntoRegPush() local
466 if (DefMI->getOpcode() != X86::MOV32rm || in canFoldIntoRegPush()
467 DefMI->getParent() != FrameSetup->getParent()) in canFoldIntoRegPush()
475 for (auto I = DefMI; I != FrameSetup; ++I) in canFoldIntoRegPush()
479 return DefMI; in canFoldIntoRegPush()
DX86InstrInfo.h425 const MachineInstr *DefMI, unsigned DefIdx,
454 MachineInstr *&DefMI) const override;
/external/llvm/include/llvm/CodeGen/
DTargetSchedule.h153 unsigned computeOperandLatency(const MachineInstr *DefMI, unsigned DefOperIdx,
175 unsigned computeOutputLatency(const MachineInstr *DefMI, unsigned DefIdx,
DMachineTraceMetrics.h294 bool isDepInTrace(const MachineInstr *DefMI,
314 void addLiveIns(const MachineInstr *DefMI, unsigned DefOp,
/external/llvm/lib/Target/PowerPC/
DPPCInstrInfo.h99 const MachineInstr *DefMI, unsigned DefIdx,
110 const MachineInstr *DefMI, in hasLowDefLatency() argument
178 bool FoldImmediate(MachineInstr *UseMI, MachineInstr *DefMI,
DPPCInstrInfo.cpp107 const MachineInstr *DefMI, unsigned DefIdx, in getOperandLatency() argument
110 int Latency = PPCGenInstrInfo::getOperandLatency(ItinData, DefMI, DefIdx, in getOperandLatency()
113 const MachineOperand &DefMO = DefMI->getOperand(DefIdx); in getOperandLatency()
119 &DefMI->getParent()->getParent()->getRegInfo(); in getOperandLatency()
129 Latency = getInstrLatency(ItinData, DefMI); in getOperandLatency()
1091 bool PPCInstrInfo::FoldImmediate(MachineInstr *UseMI, MachineInstr *DefMI, in FoldImmediate() argument
1095 unsigned DefOpc = DefMI->getOpcode(); in FoldImmediate()
1098 if (!DefMI->getOperand(1).isImm()) in FoldImmediate()
1100 if (DefMI->getOperand(1).getImm() != 0) in FoldImmediate()
1154 DefMI->eraseFromParent(); in FoldImmediate()
/external/llvm/lib/Target/AArch64/
DAArch64InstrInfo.cpp296 const MachineInstr *DefMI = MRI.getVRegDef(VReg); in removeCopies() local
297 if (!DefMI->isFullCopy()) in removeCopies()
299 VReg = DefMI->getOperand(1).getReg(); in removeCopies()
314 const MachineInstr *DefMI = MRI.getVRegDef(VReg); in canFoldIntoCSel() local
317 switch (DefMI->getOpcode()) { in canFoldIntoCSel()
321 if (DefMI->findRegisterDefOperandIdx(AArch64::NZCV, true) == -1) in canFoldIntoCSel()
327 if (!DefMI->getOperand(2).isImm() || DefMI->getOperand(2).getImm() != 1 || in canFoldIntoCSel()
328 DefMI->getOperand(3).getImm() != 0) in canFoldIntoCSel()
337 unsigned ZReg = removeCopies(MRI, DefMI->getOperand(1).getReg()); in canFoldIntoCSel()
348 if (DefMI->findRegisterDefOperandIdx(AArch64::NZCV, true) == -1) in canFoldIntoCSel()
[all …]

12