/external/valgrind/auxprogs/ |
D | s390-check-opcodes.pl | 41 my ($encoding,$mnemonic,$format) = split /\s+/,$line; 45 next if ($mnemonic =~ /\$/); 46 next if ($mnemonic =~ /\*/); 49 next if ($mnemonic eq "br"); # special case of bcr 50 next if ($mnemonic eq "nopr"); # special case of bcr 51 next if ($mnemonic eq "b"); # special case of bc 52 next if ($mnemonic eq "nop"); # special case of bc 53 next if ($mnemonic eq "j"); # special case of brc 54 next if ($mnemonic eq "jg"); # special case of brcl 55 next if ($mnemonic eq "tmh"); # alternate mnemonic for tmlh [all …]
|
/external/vixl/src/vixl/a64/ |
D | disasm-a64.cc | 66 const char *mnemonic = ""; in VisitAddSubImmediate() local 74 mnemonic = "add"; in VisitAddSubImmediate() 76 mnemonic = "mov"; in VisitAddSubImmediate() 83 mnemonic = "adds"; in VisitAddSubImmediate() 85 mnemonic = "cmn"; in VisitAddSubImmediate() 91 case SUB_x_imm: mnemonic = "sub"; break; in VisitAddSubImmediate() 94 mnemonic = "subs"; in VisitAddSubImmediate() 96 mnemonic = "cmp"; in VisitAddSubImmediate() 103 Format(instr, mnemonic, form); in VisitAddSubImmediate() 110 const char *mnemonic = ""; in VisitAddSubShifted() local [all …]
|
/external/v8/src/arm64/ |
D | disasm-arm64.cc | 56 const char *mnemonic = ""; in VisitAddSubImmediate() local 64 mnemonic = "add"; in VisitAddSubImmediate() 66 mnemonic = "mov"; in VisitAddSubImmediate() 73 mnemonic = "adds"; in VisitAddSubImmediate() 75 mnemonic = "cmn"; in VisitAddSubImmediate() 81 case SUB_x_imm: mnemonic = "sub"; break; in VisitAddSubImmediate() 84 mnemonic = "subs"; in VisitAddSubImmediate() 86 mnemonic = "cmp"; in VisitAddSubImmediate() 93 Format(instr, mnemonic, form); in VisitAddSubImmediate() 100 const char *mnemonic = ""; in VisitAddSubShifted() local [all …]
|
/external/vixl/test/ |
D | test-simulator-a64.cc | 182 typedef void (MacroAssembler::*mnemonic)( typedef in vixl::Test2OpImmediateNEONHelper_t 2034 typename Test2OpImmediateNEONHelper_t<Tm>::mnemonic helper, in Test2OpImmNEON_Helper() 2126 typename Test2OpImmediateNEONHelper_t<Tm>::mnemonic helper, in Test2OpImmNEON() 2472 #define CALL_TEST_FP_HELPER(mnemonic, variant, type, input) \ argument 2473 Test##type(STRINGIFY(mnemonic) "_" STRINGIFY(variant), \ 2474 &MacroAssembler::mnemonic, \ 2476 kExpected_##mnemonic##_##variant, \ 2477 kExpectedCount_##mnemonic##_##variant) 2479 #define DEFINE_TEST_FP(mnemonic, type, input) \ argument 2480 TEST(mnemonic##_d) { \ [all …]
|
/external/elfutils/src/libcpu/ |
D | i386_dis.h | 140 …{ .mnemonic = MNE_aaa, .rep = 0, .repe = 0, .suffix = 0, .modrm = 0, .fct1 = 0, .str1 = 0, .off1_1… 141 …{ .mnemonic = MNE_aad, .rep = 0, .repe = 0, .suffix = 0, .modrm = 0, .fct1 = 0, .str1 = 0, .off1_1… 142 …{ .mnemonic = MNE_aam, .rep = 0, .repe = 0, .suffix = 0, .modrm = 0, .fct1 = 0, .str1 = 0, .off1_1… 143 …{ .mnemonic = MNE_aas, .rep = 0, .repe = 0, .suffix = 0, .modrm = 0, .fct1 = 0, .str1 = 0, .off1_1… 144 …{ .mnemonic = MNE_adc, .rep = 0, .repe = 0, .suffix = 0, .modrm = 0, .fct1 = 15, .str1 = 0, .off1_… 145 …{ .mnemonic = MNE_adc, .rep = 0, .repe = 0, .suffix = 1, .modrm = 1, .fct1 = 15, .str1 = 0, .off1_… 146 …{ .mnemonic = MNE_adc, .rep = 0, .repe = 0, .suffix = 1, .modrm = 1, .fct1 = 18, .str1 = 0, .off1_… 147 …{ .mnemonic = MNE_adc, .rep = 0, .repe = 0, .suffix = 0, .modrm = 1, .fct1 = 26, .str1 = 0, .off1_… 148 …{ .mnemonic = MNE_adc, .rep = 0, .repe = 0, .suffix = 0, .modrm = 1, .fct1 = 24, .str1 = 0, .off1_… 149 …{ .mnemonic = MNE_add, .rep = 0, .repe = 0, .suffix = 0, .modrm = 0, .fct1 = 15, .str1 = 0, .off1_… [all …]
|
D | x86_64_dis.h | 141 …{ .mnemonic = MNE_adc, .rep = 0, .repe = 0, .suffix = 0, .modrm = 0, .fct1 = 15, .str1 = 0, .off1_… 142 …{ .mnemonic = MNE_adc, .rep = 0, .repe = 0, .suffix = 1, .modrm = 1, .fct1 = 15, .str1 = 0, .off1_… 143 …{ .mnemonic = MNE_adc, .rep = 0, .repe = 0, .suffix = 1, .modrm = 1, .fct1 = 19, .str1 = 0, .off1_… 144 …{ .mnemonic = MNE_adc, .rep = 0, .repe = 0, .suffix = 0, .modrm = 1, .fct1 = 27, .str1 = 0, .off1_… 145 …{ .mnemonic = MNE_adc, .rep = 0, .repe = 0, .suffix = 0, .modrm = 1, .fct1 = 25, .str1 = 0, .off1_… 146 …{ .mnemonic = MNE_add, .rep = 0, .repe = 0, .suffix = 0, .modrm = 0, .fct1 = 15, .str1 = 0, .off1_… 147 …{ .mnemonic = MNE_add, .rep = 0, .repe = 0, .suffix = 1, .modrm = 1, .fct1 = 15, .str1 = 0, .off1_… 148 …{ .mnemonic = MNE_add, .rep = 0, .repe = 0, .suffix = 1, .modrm = 1, .fct1 = 19, .str1 = 0, .off1_… 149 …{ .mnemonic = MNE_add, .rep = 0, .repe = 0, .suffix = 0, .modrm = 1, .fct1 = 27, .str1 = 0, .off1_… 150 …{ .mnemonic = MNE_add, .rep = 0, .repe = 0, .suffix = 0, .modrm = 1, .fct1 = 25, .str1 = 0, .off1_… [all …]
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZInstrFormats.td | 562 class InherentRRE<string mnemonic, bits<16> opcode, RegisterOperand cls, 565 mnemonic#"\t$R1", 570 class BranchUnaryRI<string mnemonic, bits<12> opcode, RegisterOperand cls> 572 mnemonic##"\t$R1, $I2", []> { 579 class LoadMultipleRSY<string mnemonic, bits<16> opcode, RegisterOperand cls> 581 mnemonic#"\t$R1, $R3, $BD2", []> { 585 class StoreRILPC<string mnemonic, bits<12> opcode, SDPatternOperator operator, 588 mnemonic#"\t$R1, $I2", 597 class StoreRX<string mnemonic, bits<8> opcode, SDPatternOperator operator, 601 mnemonic#"\t$R1, $XBD2", [all …]
|
/external/fonttools/Lib/fontTools/ttLib/tables/ |
D | ttProgram.py | 164 for op, mnemonic, argBits, name, pops, pushes in instructionList: 165 assert _mnemonicPat.match(mnemonic) 166 mnemonicDict[mnemonic] = op, argBits 170 opcodeDict[op+i] = mnemonic, argBits, argoffset 172 opcodeDict[op] = mnemonic, 0, 0 282 dummy, mnemonic, arg, number, comment = m.groups() 288 if mnemonic.startswith("INSTR"): 290 op = int(mnemonic[5:]) 292 elif mnemonic not in ("PUSH", "NPUSHB", "NPUSHW", "PUSHB", "PUSHW"): 293 op, argBits = mnemonicDict[mnemonic] [all …]
|
/external/llvm/lib/Target/X86/ |
D | X86InstrArithmetic.td | 633 /// 1. Concatenates together the instruction mnemonic with the appropriate 640 string mnemonic, string args, list<dag> pattern, 645 !strconcat(mnemonic, "{", typeinfo.InstrSuffix, "}\t", args), pattern, 654 class BinOpRR<bits<8> opcode, string mnemonic, X86TypeInfo typeinfo, 659 mnemonic, "{$src2, $src1|$src1, $src2}", pattern, itin>, 664 class BinOpRR_F<bits<8> opcode, string mnemonic, X86TypeInfo typeinfo, 666 : BinOpRR<opcode, mnemonic, typeinfo, (outs), 673 class BinOpRR_RF<bits<8> opcode, string mnemonic, X86TypeInfo typeinfo, 675 : BinOpRR<opcode, mnemonic, typeinfo, (outs typeinfo.RegClass:$dst), 682 class BinOpRR_RFF<bits<8> opcode, string mnemonic, X86TypeInfo typeinfo, [all …]
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonInstrInfoV4.td | 127 class T_ALU32_3op_not<string mnemonic, bits<3> MajOp, bits<3> MinOp, 129 : T_ALU32_3op<mnemonic, MajOp, MinOp, OpsRev, 0> { 130 let AsmString = "$Rd = "#mnemonic#"($Rs, ~$Rt)"; 163 class T_CMP_rrbh<string mnemonic, bits<3> MinOp, bit IsComm> 165 "$Pd = "#mnemonic#"($Rs, $Rt)", [], "", S_3op_tc_2early_SLOT23>, 168 let CextOpcode = mnemonic; 207 class T_CMP_ribh<string mnemonic, bits<2> MajOp, bit IsHalf, bit IsComm, 210 "$Pd = "#mnemonic#"($Rs, #$Imm)", [], "", ALU64_tc_2early_SLOT23>, 213 let CextOpcode = mnemonic; 243 class T_RCMP_EQ_ri<string mnemonic, bit IsNeg> [all …]
|
D | HexagonInstrInfo.td | 68 class T_CMP <string mnemonic, bits<2> MajOp, bit isNot, Operand ImmOp> 71 "$dst = "#!if(isNot, "!","")#mnemonic#"($src1, #$src2)", 76 let CextOpcode = mnemonic; 77 let opExtentBits = !if(!eq(mnemonic, "cmp.gtu"), 9, 10); 78 let isExtentSigned = !if(!eq(mnemonic, "cmp.gtu"), 0, 1); 84 let Inst{21} = !if(!eq(mnemonic, "cmp.gtu"), 0, src2{9}); 119 class T_ALU32_3op<string mnemonic, bits<3> MajOp, bits<3> MinOp, bit OpsRev, 122 "$Rd = "#mnemonic#"($Rs, $Rt)", 125 let BaseOpcode = mnemonic#_rr; 126 let CextOpcode = mnemonic; [all …]
|
/external/boringssl/src/crypto/perlasm/ |
D | arm-xlate.pl | 143 my $mnemonic = $2; 145 if ($mnemonic =~ m/([^\.]+)\.([^\.]+)/) { 148 $opcode = eval("\$$mnemonic"); 155 } elsif ($mnemonic) { 156 $line = $c.$mnemonic;
|
D | x86_64-xlate.pl | 175 sub mnemonic { subroutine 227 die if (opcode->mnemonic() ne "mov"); 228 opcode->mnemonic("lea"); 283 (opcode->mnemonic() =~ /^v?mov([qd])$/) && ($sz=$1) || 284 (opcode->mnemonic() =~ /^v?pinsr([qdwb])$/) && ($sz=$1) || 285 (opcode->mnemonic() =~ /^vpbroadcast([qdwb])$/) && ($sz=$1) || 286 (opcode->mnemonic() =~ /^vinsert[fi]128$/) && ($sz="x"); 426 if ($nasm && opcode->mnemonic()=~m/^j(?![re]cxz)/) { 881 my $asm = eval("\$".$opcode->mnemonic()); 924 undef $sz if ($nasm && $opcode->mnemonic() eq "lea");
|
/external/v8/src/compiler/ |
D | operator.h | 50 Operator(Opcode opcode, Properties properties, const char* mnemonic) in Operator() argument 51 : opcode_(opcode), properties_(properties), mnemonic_(mnemonic) {} in Operator() 61 const char* mnemonic() const { return mnemonic_; } in mnemonic() function 111 int output_count, const char* mnemonic); 123 return os << mnemonic(); in PrintTo() 218 int output_count, const char* mnemonic, T parameter) 219 : Operator(opcode, properties, mnemonic), 242 return PrintParameter(os << mnemonic());
|
D | scheduler.cc | 126 node->op()->mnemonic()); in BuildBlockForNode() 211 Trace("Connect #%d:%s, B%d -> end\n", node->id(), node->op()->mnemonic(), in TraceConnect() 214 Trace("Connect #%d:%s, B%d -> B%d\n", node->id(), node->op()->mnemonic(), in TraceConnect() 285 node->op()->mnemonic()); in GetPlacement() 373 node->op()->mnemonic(), max_rpo); in Pre() 394 node->op()->mnemonic(), max_rpo); in Post() 436 node->op()->mnemonic()); in Pre() 458 to->op()->mnemonic(), from->id(), from->op()->mnemonic(), in PostEdge() 495 node->op()->mnemonic(), eligible ? "true" : "false"); in Pre() 515 node->id(), node->op()->mnemonic(), block->id(), block->loop_depth_, in Pre() [all …]
|
D | operator.cc | 16 const char* mnemonic) in SimpleOperator() argument 17 : Operator(opcode, properties, mnemonic), in SimpleOperator()
|
D | common-operator.cc | 23 int outputs, int controls, const char* mnemonic) in ControlOperator() argument 24 : Operator1<int>(opcode, properties, inputs, outputs, mnemonic, in ControlOperator() 229 CallOperator(const CallDescriptor* descriptor, const char* mnemonic) in Call() argument 234 static_cast<int>(descriptor->ReturnCount()), mnemonic, in Call()
|
D | graph-replay.cc | 47 const char* mnemonic = IrOpcode::IsCommonOpcode(opcode) in PrintReplayOpCreator() local 50 PrintF(" op = %s.%s(", builder, mnemonic); in PrintReplayOpCreator()
|
/external/llvm/test/MC/Sparc/ |
D | sparcv9-instructions.s | 4 ! V8: error: invalid instruction mnemonic 9 ! V8: error: invalid instruction mnemonic 14 ! V8: error: invalid instruction mnemonic 19 ! V8: error: invalid instruction mnemonic
|
/external/llvm/utils/Target/ARM/ |
D | analyze-match-table.py | 29 mnemonic = insn[1] 31 flags = mnemonic_flags[mnemonic] = mnemonic_flags.get(mnemonic, set())
|
/external/valgrind/VEX/priv/ |
D | s390_disasm.c | 43 mnemonic(const HChar *mnm) in mnemonic() function 324 p += vex_sprintf(p, "%s", mnemonic(va_arg(args, HChar *))); in s390_disasm() 340 p += vex_sprintf(p, "%s", mnemonic(mnm)); in s390_disasm() 349 p += vex_sprintf(p, "%s", mnemonic(mnm)); in s390_disasm() 361 p += vex_sprintf(p, "%s", mnemonic(cab_operand(mnm, mask))); in s390_disasm() 372 p += vex_sprintf(p, "%s", mnemonic(mnm)); in s390_disasm()
|
/external/google-breakpad/src/third_party/libdisasm/ |
D | ia32_insn.c | 157 if (! strcmp("enter", insn->mnemonic) ) { in ia32_stack_mod() 159 } else if (! strcmp("leave", insn->mnemonic) ) { in ia32_stack_mod() 283 strncpy( insn->mnemonic, raw_insn->mnemonic_att, 16 ); in ia32_decode_insn() 286 strncpy( insn->mnemonic, raw_insn->mnemonic, 16 ); in ia32_decode_insn() 551 strncpy( insn->mnemonic, sfx_insn->mnemonic, 16 ); in handle_insn_suffix()
|
/external/v8/src/x64/ |
D | disasm-x64.cc | 1004 const char* mnemonic = TwoByteMnemonic(opcode); in TwoByteOpcodeInstruction() local 1078 const char* mnemonic = "?"; in TwoByteOpcodeInstruction() local 1080 mnemonic = "andpd"; in TwoByteOpcodeInstruction() 1082 mnemonic = "orpd"; in TwoByteOpcodeInstruction() 1084 mnemonic = "xorpd"; in TwoByteOpcodeInstruction() 1086 mnemonic = "ucomisd"; in TwoByteOpcodeInstruction() 1088 mnemonic = "comisd"; in TwoByteOpcodeInstruction() 1092 AppendToBuffer("%s %s,", mnemonic, NameOfXMMRegister(regop)); in TwoByteOpcodeInstruction() 1115 AppendToBuffer("%sd %s,", mnemonic, NameOfXMMRegister(regop)); in TwoByteOpcodeInstruction() 1136 AppendToBuffer("%s %s,", mnemonic, NameOfXMMRegister(regop)); in TwoByteOpcodeInstruction() [all …]
|
/external/lldb/examples/python/ |
D | gdb_disassemble.py | 18 …print "<%s + %-4u> 0x%x %8s %s ; %s" % (name, inst_offset, inst_addr, inst.mnemonic, inst.operand… 20 … print "<%s + %-4u> 0x%x %8s %s" % (name, inst_offset, inst_addr, inst.mnemonic, inst.operands)
|
/external/v8/test/cctest/compiler/ |
D | test-operator.cc | 18 CHECK_EQ(0, strcmp(op1.mnemonic(), "ThisOne")); in TEST() 21 CHECK_EQ(0, strcmp(op2.mnemonic(), "ThatOne")); in TEST() 24 CHECK_EQ(0, strcmp(op3.mnemonic(), "Mnemonic1")); in TEST() 27 CHECK_EQ(0, strcmp(op4.mnemonic(), "TheOther")); in TEST()
|